{ "description": "Inventory of the available legacy testbench sources, not a claim of successful tests or complete 1783-example executable coverage. Missing DUTs/testbenches are recorded explicitly. No model predictions or experiment results are included.", "languages": { "chisel": { "test_split_size": 323, "candidate_count": 70, "dut_available": 23, "dut_with_target_marker": 23, "with_located_testbench": 13, "candidates": [ { "path": "FPGA-Application-Development-and-Simulation/chisel/src/main/scala/loywong/accumulator.scala", "local_folder": "accumulator", "local_file": "accumulator/accumulator.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "FPGA-Application-Development-and-Simulation/chisel/src/main/scala/loywong/counter.scala", "local_folder": "counter", "local_file": "counter/counter.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/some/maxpool.scala", "local_folder": "maxpool", "local_file": "maxpool/maxpool.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/top/show_on_board.scala", "local_folder": "show_on_board", "local_file": "show_on_board/show_on_board.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/top/wrapper.scala", "local_folder": "wrapper", "local_file": "wrapper/wrapper.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/wr/read.scala", "local_folder": "read", "local_file": "read/read.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/Bitmap.scala", "local_folder": "Bitmap", "local_file": "Bitmap/Bitmap.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Bitmap/BitmapTargetSpec.scala" ] }, { "path": "magma-si/src/main/scala/components/MultSwitch.scala", "local_folder": "MultSwitch", "local_file": "MultSwitch/MultSwitch.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/Regor.scala", "local_folder": "Regor", "local_file": "Regor/Regor.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "riscv-self/src/main/scala/RegFile.scala", "local_folder": "RegFile", "local_file": "RegFile/RegFile.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "RegFile/RegFileTargetSpec.scala" ] }, { "path": "FPGA-Application-Development-and-Simulation/chisel/src/main/scala/loywong/encoder.scala", "local_folder": "encoder", "local_file": "encoder/encoder.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "encoder/EncoderTargetSpec.scala" ] }, { "path": "MultiScalarMultiplication/src/main/scala/MSM/PMNaive.scala", "local_folder": "PMNaive", "local_file": "PMNaive/PMNaive.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "Pythia-HDL/src/main/scala/pythia/MaxN.scala", "local_folder": "MaxN", "local_file": "MaxN/MaxN.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "MaxN/MaxNTargetSpec.scala" ] }, { "path": "magma-si/src/main/scala/components/AdderSwitch.scala", "local_folder": "AdderSwitch", "local_file": "AdderSwitch/AdderSwitch.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "ChiselAIA/src/main/scala/APLIC.scala", "local_folder": "APLIC", "local_file": "APLIC/APLIC.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "MultiScalarMultiplication/src/main/scala/MSM/PAddReduction.scala", "local_folder": "PAddReduction", "local_file": "PAddReduction/PAddReduction.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "Pythia-HDL/src/main/scala/pythia/MasterModule.scala", "local_folder": "MasterModule", "local_file": "MasterModule/MasterModule.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "Pythia-HDL/src/main/scala/pythia/Plane.scala", "local_folder": "Plane", "local_file": "Plane/Plane.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "riscv-mini/src/main/scala/mini/CSR.scala", "local_folder": "CSR", "local_file": "CSR/CSR.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "riscv-mini/src/main/scala/mini/Datapath.scala", "local_folder": "Datapath", "local_file": "Datapath/Datapath.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "rjrouter/src/main/scala/gcd/GCD.scala", "local_folder": "GCD", "local_file": "GCD/GCD.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "GCD/GCDTargetSpec.scala" ] }, { "path": "rjrouter/src/main/scala/router/table/ArpCache.scala", "local_folder": "ArpCache", "local_file": "ArpCache/ArpCache.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "MultiScalarMultiplication/src/main/scala/MSM/Bucket.scala", "local_folder": "Bucket", "local_file": "Bucket/Bucket.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "riscv32-cpu-chisel/src/main/scala/Memory.scala", "local_folder": "Memory", "local_file": "Memory/Memory.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Memory/MemoryTargetSpec.scala" ] }, { "path": "riscv32-cpu-chisel/src/main/scala/Top.scala", "local_folder": "Top", "local_file": "Top/Top.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "KyogenRV/src/main/scala/core/csr.scala", "local_folder": "csr", "local_file": "csr/csr.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "KyogenRV/src/main/scala/mem/DMem.scala", "local_folder": "DMem", "local_file": "DMem/DMem.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "KyogenRV/src/main/scala/mem/IMem.scala", "local_folder": "IMem", "local_file": "IMem/IMem.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "ChiselAIA/src/main/scala/Example-axi.scala", "local_folder": "Example-axi", "local_file": "Example-axi/Example-axi.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "ChiselAIA/src/main/scala/Example.scala", "local_folder": "Example", "local_file": "Example/Example.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "asyncfifo/src/main/scala/AsyncQueue.scala", "local_folder": "AsyncQueue", "local_file": "AsyncQueue/AsyncQueue.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "perfect-chisel/src/main/scala/perfect/util/Counter.scala", "local_folder": "Counter", "local_file": "Counter/Counter.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Counter/CounterTargetSpec.scala" ] }, { "path": "perfect-chisel/src/main/scala/perfect/util/PWM.scala", "local_folder": "PWM", "local_file": "PWM/PWM.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "PWM/PWMTargetSpec.scala" ] }, { "path": "ChiselAIA/src/main/scala/IMSIC.scala", "local_folder": "IMSIC", "local_file": "IMSIC/IMSIC.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "asyncfifo/src/main/scala/SynchronizerReg.scala", "local_folder": "SynchronizerReg", "local_file": "SynchronizerReg/SynchronizerReg.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "tiny-gpu-chisel/playground/src/DecoupledGCD.scala", "local_folder": "DecoupledGCD", "local_file": "DecoupledGCD/DecoupledGCD.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "DecoupledGCD/DecoupledGCDTargetSpec.scala" ] }, { "path": "tiny-gpu-chisel/playground/src/DeviceControlRegister.scala", "local_folder": "DeviceControlRegister", "local_file": "DeviceControlRegister/DeviceControlRegister.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "DeviceControlRegister/DeviceControlRegisterTargetSpec.scala" ] }, { "path": "tiny-gpu-chisel/playground/src/Fetcher.scala", "local_folder": "Fetcher", "local_file": "Fetcher/Fetcher.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Fetcher/FetcherTargetSpec.scala" ] }, { "path": "tiny-gpu-chisel/playground/src/MemLoadStoreUnit.scala", "local_folder": "MemLoadStoreUnit", "local_file": "MemLoadStoreUnit/MemLoadStoreUnit.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "MemLoadStoreUnit/MemLoadStoreUnitTargetSpec.scala" ] }, { "path": "fpga_final_project/src/main/scala/calc8x8/accumu.scala", "local_folder": "accumu", "local_file": "accumu/accumu.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/FanCtrl.scala", "local_folder": "FanCtrl", "local_file": "FanCtrl/FanCtrl.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/FanNetwork.scala", "local_folder": "FanNetwork", "local_file": "FanNetwork/FanNetwork.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/ReductionMux.scala", "local_folder": "ReductionMux", "local_file": "ReductionMux/ReductionMux.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/calc8x8/calc8x8.scala", "local_folder": "calc8x8", "local_file": "calc8x8/calc8x8.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "fpga_final_project/src/main/scala/wr/read_pack.scala", "local_folder": "read_pack", "local_file": "read_pack/read_pack.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "magma-si/src/main/scala/components/Benes.scala", "local_folder": "Benes", "local_file": "Benes/Benes.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "tiny-gpu-chisel/playground/src/Scheduler.scala", "local_folder": "Scheduler", "local_file": "Scheduler/Scheduler.scala", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Scheduler/SchedulerTargetSpec.scala" ] }, { "path": "ChiselAIA/src/main/scala/common.scala", "local_folder": "common", "local_file": "common/common.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "tiny-gpu-chisel/playground/src/Controller.scala", "local_folder": "Controller", "local_file": "Controller/Controller.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "tiny-gpu-chisel/playground/src/Core.scala", "local_folder": "Core", "local_file": "Core/Core.scala", "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "simpleinst/src/test/scala/SerializerSpec.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "simpleinst/src/test/scala/CircuitConstructorSpec.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/controller/Splitter.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/reader/Reader.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/top/DMA.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/util/PeekQueue.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/writer/Writer.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Limiter.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Pauser.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/TestUtils.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "Bossa/generators/chipyard/src/main/scala/clocking/ClockDividerN.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Buffer.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/NIC.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/TCAM.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/TraceROM.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "dma/chisel/src/main/scala/aha/dma/controller/DataMover.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Aligner.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Checksum.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "icenet/src/main/scala/Tap.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] }, { "path": "Bossa/generators/chipyard/src/main/scala/TestHarness.scala", "local_folder": null, "local_file": null, "in_current_test_split": true, "dut_available": false, "target_marker_present": false, "available_testbench_files": [] } ] }, "systemverilog": { "test_split_size": 508, "candidate_count": 50, "dut_available": 50, "dut_with_target_marker": 48, "with_located_testbench": 50, "candidates": [ { "path": "virtio/rtl/virtio/available_ring/monitor/virtio_available_ring_monitor.sv", "local_folder": "virtio_available_ring_monitor", "local_file": "virtio_available_ring_monitor/virtio_available_ring_monitor.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "virtio_available_ring_monitor/testbench/virtio_available_ring_monitor_target_tb.sv" ] }, { "path": "SystemVerilogSHA256/miner.sv", "local_folder": "miner", "local_file": "miner/miner.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "miner/testbench/miner_target_tb.sv" ] }, { "path": "SystemVerilogSHA256/sha_mainloop.sv", "local_folder": "sha_mainloop", "local_file": "sha_mainloop/sha_mainloop.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sha_mainloop/testbench/sha_mainloop_target_tb.sv" ] }, { "path": "SystemVerilogSHA256/sha_padder.sv", "local_folder": "sha_padder", "local_file": "sha_padder/sha_padder.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sha_padder/testbench/sha_padder_target_tb.sv" ] }, { "path": "labs-with-cva6/labs/caching/part2/starter/ucsbece154b_victim_cache.sv", "local_folder": "ucsbece154b_victim_cache", "local_file": "ucsbece154b_victim_cache/ucsbece154b_victim_cache.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "ucsbece154b_victim_cache/testbench/ucsbece154b_victim_cache_target_tb.sv" ] }, { "path": "labs-with-cva6/labs/caching/part2/ucsbece154b_icache.sv", "local_folder": "ucsbece154b_icache", "local_file": "ucsbece154b_icache/ucsbece154b_icache.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "ucsbece154b_icache/testbench/ucsbece154b_icache_target_tb.sv" ] }, { "path": "mipi-csi-2/src/camera.sv", "local_folder": "camera", "local_file": "camera/camera.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "camera/testbench/camera_target_tb.sv" ] }, { "path": "mipi-csi-2/src/d_phy_receiver.sv", "local_folder": "d_phy_receiver", "local_file": "d_phy_receiver/d_phy_receiver.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "d_phy_receiver/testbench/d_phy_receiver_target_tb.sv" ] }, { "path": "mipi-csi-2/src/decoders/rgb565.sv", "local_folder": "rgb565", "local_file": "rgb565/rgb565.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "rgb565/testbench/rgb565_target_tb.sv" ] }, { "path": "mipi-csi-2/src/decoders/rgb888.sv", "local_folder": "rgb888", "local_file": "rgb888/rgb888.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "rgb888/testbench/rgb888_target_tb.sv" ] }, { "path": "Convolutional-Neural-Network-using-SystemVerilog/Fully connected layer/flat.sv", "local_folder": "flat", "local_file": "flat/flat.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "flat/testbench/flat_target_tb.sv" ] }, { "path": "Convolutional-Neural-Network-using-SystemVerilog/pooling/maxpooling.sv", "local_folder": "maxpooling", "local_file": "maxpooling/maxpooling.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "maxpooling/testbench/maxpooling_target_tb.sv" ] }, { "path": "axi_vip_demo/src/axi_ram/axi_ram.v", "local_folder": "axi_ram", "local_file": "axi_ram/axi_ram.v", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_ram/testbench/axi_ram_target_tb.sv" ] }, { "path": "cdc/src/ffd_synchro.v", "local_folder": "ffd_synchro", "local_file": "ffd_synchro/ffd_synchro.v", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "ffd_synchro/testbench/ffd_synchro_target_tb.sv" ] }, { "path": "fplib/rtl/clip.sv", "local_folder": "clip", "local_file": "clip/clip.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "clip/testbench/clip_target_tb.sv" ] }, { "path": "fplib/rtl/fp_convert.sv", "local_folder": "fp_convert", "local_file": "fp_convert/fp_convert.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "fp_convert/testbench/fp_convert_target_tb.sv" ] }, { "path": "fplib/rtl/fp_op_full.sv", "local_folder": "fp_op_full", "local_file": "fp_op_full/fp_op_full.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "fp_op_full/testbench/fp_op_full_target_tb.sv" ] }, { "path": "plic/rtl/verilog/ahb3lite/ahb3lite_plic_top.sv", "local_folder": "ahb3lite_plic_top", "local_file": "ahb3lite_plic_top/ahb3lite_plic_top.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "ahb3lite_plic_top/testbench/ahb3lite_plic_top_target_tb.sv" ] }, { "path": "plic/rtl/verilog/core/plic_cell.sv", "local_folder": "plic_cell", "local_file": "plic_cell/plic_cell.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "plic_cell/testbench/plic_cell_target_tb.sv" ] }, { "path": "plic/rtl/verilog/core/plic_dynamic_registers.sv", "local_folder": "plic_dynamic_registers", "local_file": "plic_dynamic_registers/plic_dynamic_registers.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "plic_dynamic_registers/testbench/plic_dynamic_registers_target_tb.sv" ] }, { "path": "plic/rtl/verilog/core/plic_gateway.sv", "local_folder": "plic_gateway", "local_file": "plic_gateway/plic_gateway.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "plic_gateway/testbench/plic_gateway_target_tb.sv" ] }, { "path": "AXI4_Interconnect/RTL/AXI_Arbiter_R.sv", "local_folder": "AXI_Arbiter_R", "local_file": "AXI_Arbiter_R/AXI_Arbiter_R.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AXI_Arbiter_R/testbench/AXI_Arbiter_R_target_tb.sv" ] }, { "path": "AXI4_Interconnect/RTL/AXI_Arbiter_W.sv", "local_folder": "AXI_Arbiter_W", "local_file": "AXI_Arbiter_W/AXI_Arbiter_W.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AXI_Arbiter_W/testbench/AXI_Arbiter_W_target_tb.sv" ] }, { "path": "AXI4_Interconnect/RTL/AXI_Master_Mux_W.sv", "local_folder": "AXI_Master_Mux_W", "local_file": "AXI_Master_Mux_W/AXI_Master_Mux_W.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AXI_Master_Mux_W/testbench/AXI_Master_Mux_W_target_tb.sv" ] }, { "path": "AXI4_Interconnect/RTL/AXI_Slave_Mux_R.sv", "local_folder": "AXI_Slave_Mux_R", "local_file": "AXI_Slave_Mux_R/AXI_Slave_Mux_R.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AXI_Slave_Mux_R/testbench/AXI_Slave_Mux_R_target_tb.sv" ] }, { "path": "AXI4_Interconnect/RTL/AXI_Slave_Mux_W.sv", "local_folder": "AXI_Slave_Mux_W", "local_file": "AXI_Slave_Mux_W/AXI_Slave_Mux_W.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AXI_Slave_Mux_W/testbench/AXI_Slave_Mux_W_target_tb.sv" ] }, { "path": "analogue-pocket-utils/ip/hex_loader.v", "local_folder": "hex_loader", "local_file": "hex_loader/hex_loader.v", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "hex_loader/testbench/hex_loader_target_tb.sv" ] }, { "path": "analogue-pocket-utils/ip/mem/psram.sv", "local_folder": "psram", "local_file": "psram/psram.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "psram/testbench/psram_target_tb.sv" ] }, { "path": "analogue-pocket-utils/ip/sync_fifo.sv", "local_folder": "sync_fifo", "local_file": "sync_fifo/sync_fifo.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sync_fifo/testbench/sync_fifo_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/cic_comb.sv", "local_folder": "cic_comb", "local_file": "cic_comb/cic_comb.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "cic_comb/testbench/cic_comb_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/fir_compensator.sv", "local_folder": "fir_compensator", "local_file": "fir_compensator/fir_compensator.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "fir_compensator/testbench/fir_compensator_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/hw_test/shifter.sv", "local_folder": "shifter", "local_file": "shifter/shifter.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "shifter/testbench/shifter_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/hw_test/top.sv", "local_folder": "top", "local_file": "top/top.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "top/testbench/top_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/hw_test/uart.sv", "local_folder": "uart", "local_file": "uart/uart.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart/testbench/uart_target_tb.sv" ] }, { "path": "sigma_delta_converters/rtl/sigma_delta_dac.sv", "local_folder": "sigma_delta_dac", "local_file": "sigma_delta_dac/sigma_delta_dac.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sigma_delta_dac/testbench/sigma_delta_dac_target_tb.sv" ] }, { "path": "axi_riscv_atomics/src/axi_res_tbl.sv", "local_folder": "axi_res_tbl", "local_file": "axi_res_tbl/axi_res_tbl.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_res_tbl/testbench/axi_res_tbl_target_tb.sv" ] }, { "path": "axi_riscv_atomics/src/axi_riscv_amos.sv", "local_folder": "axi_riscv_amos", "local_file": "axi_riscv_amos/axi_riscv_amos.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_riscv_amos/testbench/axi_riscv_amos_target_tb.sv" ] }, { "path": "axi_riscv_atomics/src/axi_riscv_lrsc.sv", "local_folder": "axi_riscv_lrsc", "local_file": "axi_riscv_lrsc/axi_riscv_lrsc.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_riscv_lrsc/testbench/axi_riscv_lrsc_target_tb.sv" ] }, { "path": "hdmi/src/audio_info_frame.sv", "local_folder": "audio_info_frame", "local_file": "audio_info_frame/audio_info_frame.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "audio_info_frame/testbench/audio_info_frame_target_tb.sv" ] }, { "path": "hdmi/src/audio_sample_packet.sv", "local_folder": "audio_sample_packet", "local_file": "audio_sample_packet/audio_sample_packet.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "audio_sample_packet/testbench/audio_sample_packet_target_tb.sv" ] }, { "path": "hdmi/src/hdmi.sv", "local_folder": "hdmi", "local_file": "hdmi/hdmi.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": false, "available_testbench_files": [ "hdmi/testbench/hdmi_target_tb.sv" ] }, { "path": "hdmi/src/packet_picker.sv", "local_folder": "packet_picker", "local_file": "packet_picker/packet_picker.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "packet_picker/testbench/packet_picker_target_tb.sv" ] }, { "path": "hdmi/src/tmds_channel.sv", "local_folder": "tmds_channel", "local_file": "tmds_channel/tmds_channel.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "tmds_channel/testbench/tmds_channel_target_tb.sv" ] }, { "path": "axi4-interface/axi-interconnect/axi_lite_interconnect.sv", "local_folder": "axi_lite_interconnect", "local_file": "axi_lite_interconnect/axi_lite_interconnect.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": false, "available_testbench_files": [ "axi_lite_interconnect/testbench/axi_lite_interconnect_target_tb.sv" ] }, { "path": "axi4-interface/axi4/axi_master.sv", "local_folder": "axi_master", "local_file": "axi_master/axi_master.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_master/testbench/axi_master_target_tb.sv" ] }, { "path": "axi4-interface/axi4/axi_slave.sv", "local_folder": "axi_slave", "local_file": "axi_slave/axi_slave.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_slave/testbench/axi_slave_target_tb.sv" ] }, { "path": "axi4-interface/axi4-lite/axi_lite_master.sv", "local_folder": "axi_lite_master", "local_file": "axi_lite_master/axi_lite_master.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_lite_master/testbench/axi_lite_master_target_tb.sv" ] }, { "path": "axi4-interface/axi4-lite/axi_lite_slave.sv", "local_folder": "axi_lite_slave", "local_file": "axi_lite_slave/axi_lite_slave.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_lite_slave/testbench/axi_lite_slave_target_tb.sv" ] }, { "path": "axi4-interface/axi4-stream/axi_stream_master.sv", "local_folder": "axi_stream_master", "local_file": "axi_stream_master/axi_stream_master.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_stream_master/testbench/axi_stream_master_target_tb.sv" ] }, { "path": "tech_cells_generic/src/rtl/tc_sram.sv", "local_folder": "tc_sram", "local_file": "tc_sram/tc_sram.sv", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "tc_sram/testbench/tc_sram_target_tb.sv" ] } ] }, "vhdl": { "test_split_size": 496, "candidate_count": 50, "dut_available": 50, "dut_with_target_marker": 49, "with_located_testbench": 50, "candidates": [ { "path": "vic64-t9k/fpga/src/lib/vicii/video_vicII_656x.vhd", "local_folder": "video_vicII_656x", "local_file": "video_vicII_656x/video_vicII_656x.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "video_vicII_656x/testbench/video_vicII_656x_original_target_tb.vhd" ] }, { "path": "vic64-t9k/fpga/src/lib/t65/T65.vhd", "local_folder": "T65", "local_file": "T65/T65.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "T65/testbench/T65_original_target_tb.vhd" ] }, { "path": "vic64-t9k/fpga/src/lib/t65/T65_ALU.vhd", "local_folder": "T65_ALU", "local_file": "T65_ALU/T65_ALU.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "T65_ALU/testbench/T65_ALU_original_target_tb.vhd" ] }, { "path": "vic64-t9k/fpga/src/lib/t65/T65_MCode.vhd", "local_folder": "T65_MCode", "local_file": "T65_MCode/T65_MCode.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "T65_MCode/testbench/T65_MCode_original_target_tb.vhd" ] }, { "path": "PYNQ_softmax/src/softmax_pynq.srcs/sources_1/imports/div_pipe_r4_arch2/cond_add.vhd", "local_folder": "cond_add", "local_file": "cond_add/cond_add.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "cond_add/testbench/cond_add_target_tb.vhd" ] }, { "path": "spi-to-axi-bridge/src/spi2axi.vhd", "local_folder": "spi2axi", "local_file": "spi2axi/spi2axi.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spi2axi/testbench/spi2axi_target_tb.vhd" ] }, { "path": "zynq_tdc/AXITDC/src/encoder.vhd", "local_folder": "encoder", "local_file": "encoder/encoder.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "encoder/testbench/encoder_target_tb.vhd" ] }, { "path": "zynq_tdc/AXITDC/src/risingEdgeDetector.vhd", "local_folder": "risingEdgeDetector", "local_file": "risingEdgeDetector/risingEdgeDetector.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "risingEdgeDetector/testbench/risingEdgeDetector_target_tb.vhd" ] }, { "path": "neoapple2/neoapple2/hdl/apple2.vhd", "local_folder": "apple2", "local_file": "apple2/apple2.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "apple2/testbench/apple2_original_target_tb.vhd" ] }, { "path": "neoapple2/neoapple2/hdl/disk_ii_rom.vhd", "local_folder": "disk_ii_rom", "local_file": "disk_ii_rom/disk_ii_rom.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "disk_ii_rom/testbench/disk_ii_rom_target_tb.vhd" ] }, { "path": "neoapple2/neoapple2/hdl/video_generator.vhd", "local_folder": "video_generator", "local_file": "video_generator/video_generator.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "video_generator/testbench/video_generator_original_target_tb.vhd" ] }, { "path": "zynq_tdc/AXITDC/src/counter.vhd", "local_folder": "counter", "local_file": "counter/counter.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "counter/testbench/counter_target_tb.vhd" ] }, { "path": "zynq_tdc/AXITDC/src/delayLine.vhd", "local_folder": "delayLine", "local_file": "delayLine/delayLine.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "delayLine/testbench/delayLine_target_tb.vhd" ] }, { "path": "FPGA_GigabitTx/hdl/add_preamble.vhd", "local_folder": "add_preamble", "local_file": "add_preamble/add_preamble.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "add_preamble/testbench/add_preamble_target_tb.vhd" ] }, { "path": "neoapple2/neoapple2/hdl/keyboard.vhd", "local_folder": "keyboard", "local_file": "keyboard/keyboard.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "keyboard/testbench/keyboard_original_target_tb.vhd" ] }, { "path": "uart-for-fpga/rtl/comp/uart_parity.vhd", "local_folder": "uart_parity", "local_file": "uart_parity/uart_parity.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart_parity/testbench/uart_parity_target_tb.vhd" ] }, { "path": "vhdl-hdmi-out/rtl/serializer.vhd", "local_folder": "serializer", "local_file": "serializer/serializer.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "serializer/testbench/serializer_target_tb.vhd" ] }, { "path": "vhdl-hdmi-out/rtl/tmds_encoder.vhd", "local_folder": "tmds_encoder", "local_file": "tmds_encoder/tmds_encoder.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "tmds_encoder/testbench/tmds_encoder_target_tb.vhd" ] }, { "path": "AppleIISd/VHDL/AddressDecoder.vhd", "local_folder": "AddressDecoder", "local_file": "AddressDecoder/AddressDecoder.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "AddressDecoder/testbench/AddressDecoder_target_tb.vhd" ] }, { "path": "MandelbrotInVHDL/GHDL/src/mandelbrot.vhdl", "local_folder": "mandelbrot", "local_file": "mandelbrot/mandelbrot.vhdl", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "mandelbrot/testbench/mandelbrot_target_tb.vhd" ] }, { "path": "spi-fpga/rtl/spi_slave.vhd", "local_folder": "spi_slave", "local_file": "spi_slave/spi_slave.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spi_slave/testbench/spi_slave_target_tb.vhd" ] }, { "path": "vhdl-hdmi-out/rtl/objectbuffer.vhd", "local_folder": "objectbuffer", "local_file": "objectbuffer/objectbuffer.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "objectbuffer/objectbuffer.vhd", "objectbuffer/objectbuffer_original.vhd", "objectbuffer/testbench/objectbuffer_target_tb.vhd" ] }, { "path": "vhdl-hdmi-out/rtl/pattern_generator.vhd", "local_folder": "pattern_generator", "local_file": "pattern_generator/pattern_generator.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "pattern_generator/testbench/pattern_generator_target_tb.vhd" ] }, { "path": "Designing-a-Custom-AXI-Slave-Peripheral/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd", "local_folder": "servo_controller", "local_file": "servo_controller/servo_controller.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "servo_controller/testbench/servo_controller_target_tb.vhd" ] }, { "path": "PYNQ_softmax/src/softmax_pynq.srcs/sources_1/imports/div_pipe_r4_arch2/nr_r4_cel.vhd", "local_folder": "nr_r4_cel", "local_file": "nr_r4_cel/nr_r4_cel.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "nr_r4_cel/testbench/nr_r4_cel_target_tb.vhd" ] }, { "path": "uart-for-fpga/rtl/comp/uart_debouncer.vhd", "local_folder": "uart_debouncer", "local_file": "uart_debouncer/uart_debouncer.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart_debouncer/testbench/uart_debouncer_target_tb.vhd" ] }, { "path": "uart-for-fpga/rtl/comp/uart_tx.vhd", "local_folder": "uart_tx", "local_file": "uart_tx/uart_tx.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart_tx/testbench/uart_tx_target_tb.vhd" ] }, { "path": "uart-for-fpga/rtl/uart.vhd", "local_folder": "uart_1", "local_file": "uart_1/uart.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart_1/testbench/uart_target_tb.vhd" ] }, { "path": "Designing-a-Custom-AXI-Slave-Peripheral/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd", "local_folder": "axi_rc_servo_controller", "local_file": "axi_rc_servo_controller/axi_rc_servo_controller.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "axi_rc_servo_controller/testbench/axi_rc_servo_controller_original_target_tb.vhd" ] }, { "path": "AppleIISd/VHDL/SpiController.vhd", "local_folder": "SpiController", "local_file": "SpiController/SpiController.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "SpiController/testbench/SpiController_target_tb.vhd" ] }, { "path": "FPGA_GigabitTx/hdl/rgmii_tx.vhd", "local_folder": "rgmii_tx", "local_file": "rgmii_tx/rgmii_tx.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "rgmii_tx/testbench/rgmii_tx_target_tb.vhd" ] }, { "path": "spi-fpga/rtl/spi_master.vhd", "local_folder": "spi_master", "local_file": "spi_master/spi_master.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spi_master/testbench/spi_master_target_tb.vhd" ] }, { "path": "fmcw3/fpga/fmcw3/fmcw3.srcs/sources_1/new/spi.vhd", "local_folder": "spi", "local_file": "spi/spi.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spi/testbench/spi_target_tb.vhd" ] }, { "path": "fmcw3/fpga/fmcw3/fmcw3.srcs/sources_1/new/control.vhd", "local_folder": "control", "local_file": "control/control.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "control/testbench/control_target_tb.vhd" ] }, { "path": "fmcw3/fpga/fmcw3/fmcw3.srcs/sources_1/new/sample_packer.vhd", "local_folder": "sample_packer", "local_file": "sample_packer/sample_packer.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sample_packer/testbench/sample_packer_target_tb.vhd" ] }, { "path": "MandelbrotInVHDL/FPGA-VHDL/Mandelbrot.vhd", "local_folder": "Mandelbrot", "local_file": "Mandelbrot/Mandelbrot.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Mandelbrot/testbench/Mandelbrot_target_tb.vhd" ] }, { "path": "flexray-interceptor/can_tx.vhd", "local_folder": "can_tx", "local_file": "can_tx/can_tx.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "can_tx/testbench/can_tx_target_tb.vhd" ] }, { "path": "spi-fpga/examples/common/btn_debounce.vhd", "local_folder": "btn_debounce", "local_file": "btn_debounce/btn_debounce.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "btn_debounce/testbench/btn_debounce_target_tb.vhd" ] }, { "path": "spi-fpga/examples/loopback/spi_loopback.vhd", "local_folder": "spi_loopback", "local_file": "spi_loopback/spi_loopback.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spi_loopback/testbench/spi_loopback_target_tb.vhd" ] }, { "path": "JSON-for-VHDL/examples/Boards_VUnit.vhdl", "local_folder": "Boards_VUnit", "local_file": "Boards_VUnit/Boards_VUnit.vhdl", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Boards_VUnit/testbench/Boards_VUnit_original_target_tb.vhd" ] }, { "path": "flexray-interceptor/pwm_driver.vhd", "local_folder": "pwm_driver", "local_file": "pwm_driver/pwm_driver.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "pwm_driver/testbench/pwm_driver_target_tb.vhd" ] }, { "path": "fpga_bitcoin_miner/FPGA/sha256d.srcs/sources_1/new/miner_top.vhd", "local_folder": "miner_top", "local_file": "miner_top/miner_top.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "miner_top/testbench/miner_top_target_tb.vhd" ] }, { "path": "fpga_bitcoin_miner/FPGA/sha256d.srcs/sources_1/new/pulse_cdc.vhd", "local_folder": "pulse_cdc", "local_file": "pulse_cdc/pulse_cdc.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "pulse_cdc/testbench/pulse_cdc_target_tb.vhd" ] }, { "path": "fpga_bitcoin_miner/FPGA/sha256d.srcs/sources_1/new/sha256_transform.vhd", "local_folder": "sha256_transform", "local_file": "sha256_transform/sha256_transform.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sha256_transform/testbench/sha256_transform_target_tb.vhd" ] }, { "path": "fpga_bitcoin_miner/FPGA/sha256d.srcs/sources_1/new/sha256d_wrapper.vhd", "local_folder": "sha256d_wrapper", "local_file": "sha256d_wrapper/sha256d_wrapper.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "sha256d_wrapper/testbench/sha256d_wrapper_target_tb.vhd" ] }, { "path": "uart/source/uart.vhd", "local_folder": "uart_2", "local_file": "uart_2/uart.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "uart_2/testbench/uart_target_tb.vhd" ] }, { "path": "SiaFpgaMiner/Blake2bMinerCore.vhd", "local_folder": "Blake2bMinerCore", "local_file": "Blake2bMinerCore/Blake2bMinerCore.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Blake2bMinerCore/testbench/Blake2bMinerCore_target_tb.vhd" ] }, { "path": "SiaFpgaMiner/Example/Clocking_K7.vhd", "local_folder": "Clocking_K7", "local_file": "Clocking_K7/Clocking_K7.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Clocking_K7/testbench/Clocking_K7_original_target_tb.vhd" ] }, { "path": "SiaFpgaMiner/MixG_FlopPipe_4.vhd", "local_folder": "MixG_FlopPipe_4", "local_file": "MixG_FlopPipe_4/MixG_FlopPipe_4.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "MixG_FlopPipe_4/testbench/MixG_FlopPipe_4_target_tb.vhd" ] }, { "path": "FPGA-I2C-Minion/I2C_minion.vhd", "local_folder": "I2C_minion", "local_file": "I2C_minion/I2C_minion.vhd", "in_current_test_split": true, "dut_available": true, "target_marker_present": false, "available_testbench_files": [ "I2C_minion/testbench/I2C_minion_target_tb.vhd" ] } ] }, "hls": { "test_split_size": 456, "candidate_count": 50, "dut_available": 50, "dut_with_target_marker": 50, "with_located_testbench": 37, "candidates": [ { "path": "AlexNet-FPGA-implementation/Conv2/src/conv2.cpp", "local_folder": "conv2", "local_file": "conv2/conv2.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "conv2/conv2_target_tb.cpp" ] }, { "path": "AlexNet-FPGA-implementation/Norm2/src/norm2.cpp", "local_folder": "norm2", "local_file": "norm2/norm2.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "norm2/norm2_target_tb.cpp" ] }, { "path": "AlexNet-FPGA-implementation/Conv4/src/conv4.cpp", "local_folder": "conv4", "local_file": "conv4/conv4.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "conv4/conv4_target_tb.cpp" ] }, { "path": "AlexNet-FPGA-implementation/Conv5/src/conv5.cpp", "local_folder": "conv5", "local_file": "conv5/conv5.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "conv5/conv5_target_tb.cpp" ] }, { "path": "ACA-HLS/Final/Encrypted Computing/ACA-Final-Team1-Encrypted-Computing-main/src/kernel/K_mulWise.cpp", "local_folder": "K_mulWise", "local_file": "K_mulWise/K_mulWise.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "ACA-HLS/Final/Encrypted Computing/ACA-Final-Team1-Encrypted-Computing-main/src/kernel/mod.cpp", "local_folder": "mod", "local_file": "mod/mod.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls-spmv/src/spmv.cpp", "local_folder": "spmv", "local_file": "spmv/spmv.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spmv/spmv_target_tb.cpp" ] }, { "path": "hls-spmv/src/spmv_fast_stream.cpp", "local_folder": "spmv_fast_stream", "local_file": "spmv_fast_stream/spmv_fast_stream.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spmv_fast_stream/spmv_fast_stream_target_tb.cpp" ] }, { "path": "HLSBitNet/forward_llama_app_kernels/src/forward-unrolling.cpp", "local_folder": "forward-unrolling", "local_file": "forward-unrolling/forward-unrolling.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls-spmv/src/spmv_naive_stream.cpp", "local_folder": "spmv_naive_stream", "local_file": "spmv_naive_stream/spmv_naive_stream.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spmv_naive_stream/spmv_naive_stream_target_tb.cpp" ] }, { "path": "hls-spmv/src/spmv_partial_unrolling.cpp", "local_folder": "spmv_partial_unrolling", "local_file": "spmv_partial_unrolling/spmv_partial_unrolling.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "spmv_partial_unrolling/spmv_partial_unrolling_target_tb.cpp" ] }, { "path": "HLSBitNet/forward_llama_app_kernels/src/forward.cpp", "local_folder": "forward", "local_file": "forward/forward.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hl5/src/memwb.cpp", "local_folder": "memwb", "local_file": "memwb/memwb.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls_tutorial_examples/example_5/xilinx/Entry.cpp", "local_folder": "Entry", "local_file": "Entry/Entry.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Entry/Entry_target_tb.cpp" ] }, { "path": "GlobalCorrelator_HLS/regionizer/firmware/regionizer.cpp", "local_folder": "regionizer", "local_file": "regionizer/regionizer.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "HLS_FPGA/dsp_pipeline.cpp", "local_folder": "dsp_pipeline", "local_file": "dsp_pipeline/dsp_pipeline.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "dsp_pipeline/dsp_pipeline_target_tb.cpp" ] }, { "path": "hls-crypto/PRESENT/masked_reconf/present.cpp", "local_folder": "present_1", "local_file": "present_1/present.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls_tutorial_examples/example_1/xilinx/Example1.cpp", "local_folder": "Example1", "local_file": "Example1/Example1.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Example1/Example1_target_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_3/xilinx/Example3_Time.cpp", "local_folder": "Example3_Time", "local_file": "Example3_Time/Example3_Time.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Example3_Time/Example3_Time_target_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_5/xilinx/Example5.cpp", "local_folder": "Example5", "local_file": "Example5/Example5.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Example5/Example5_target_tb.cpp" ] }, { "path": "DTQR-HLS/1D/tsqr_df.cpp", "local_folder": "tsqr_df", "local_file": "tsqr_df/tsqr_df.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "HLS-CNN/Code/05-Vitis-HLS/conv.cc", "local_folder": "conv", "local_file": "conv/conv.cc", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "conv/conv_target_tb.cpp" ] }, { "path": "vivado_hls/anisotropic_diff/core.cpp", "local_folder": "core_2", "local_file": "core_2/core.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "HLS_FPGA/HLS_MAC_accel.cpp", "local_folder": "HLS_MAC_accel", "local_file": "HLS_MAC_accel/HLS_MAC_accel.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "HLS_MAC_accel/HLS_MAC_accel_target_tb.cpp" ] }, { "path": "HLS_FPGA/lock_free_SPSCq.cpp", "local_folder": "lock_free_SPSCq", "local_file": "lock_free_SPSCq/lock_free_SPSCq.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "lock_free_SPSCq/lock_free_SPSCq_target_tb.cpp" ] }, { "path": "HLS_FPGA/rf_doppler_spoof_engine.cpp", "local_folder": "rf_doppler_spoof_engine", "local_file": "rf_doppler_spoof_engine/rf_doppler_spoof_engine.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls-crypto/AES/masked_reconf/aes.cpp", "local_folder": "aes", "local_file": "aes/aes.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "hls-crypto/Serpent/naive-lutsbox/serpent.cpp", "local_folder": "serpent", "local_file": "serpent/serpent.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "vivado_hls/hist_stretch/doHiststretch.cpp", "local_folder": "doHiststretch", "local_file": "doHiststretch/doHiststretch.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "doHiststretch/doHiststretch_target_tb.cpp" ] }, { "path": "vivado_hls/histogram_src/doHist.cpp", "local_folder": "doHist", "local_file": "doHist/doHist.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "doHist/doHist_target_tb.cpp" ] }, { "path": "HLS-CNN/Code/05-Vitis-HLS/cnn.cc", "local_folder": "cnn", "local_file": "cnn/cnn.cc", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [] }, { "path": "HLS-CNN/Code/05-Vitis-HLS/dense.cc", "local_folder": "dense", "local_file": "dense/dense.cc", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "dense/dense_target_tb.cpp" ] }, { "path": "HLS-CNN/Code/05-Vitis-HLS/flat.cc", "local_folder": "flat", "local_file": "flat/flat.cc", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "flat/flat_target_tb.cpp" ] }, { "path": "Fast-Float4HLS/examples/bubble_sort/bubble_sort.cpp", "local_folder": "bubble_sort", "local_file": "bubble_sort/bubble_sort.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "bubble_sort/bubble_sort_target_tb.cpp" ] }, { "path": "DTQR-HLS/2D/dtqr2d.cpp", "local_folder": "dtqr2d", "local_file": "dtqr2d/dtqr2d.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "dtqr2d/dtqr2d_original_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_0/xilinx/Example0.cpp", "local_folder": "Example0", "local_file": "Example0/Example0.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Example0/Example0_original_tb.cpp" ] }, { "path": "hl5/soft/fft_1.c", "local_folder": "fft_1", "local_file": "fft_1/fft_1.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "fft_1/fft_1_original_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_5/xilinx/Test.cpp", "local_folder": "Test5", "local_file": "Test5/Test5.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Test5/Test5_original_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_2/xilinx/Test.cpp", "local_folder": "Test2", "local_file": "Test2/Test2.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Test2/Test2_original_tb.cpp" ] }, { "path": "hls_tutorial_examples/example_3/xilinx/Test.cpp", "local_folder": "Test3", "local_file": "Test3/Test3.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "Test3/Test3_original_tb.cpp" ] }, { "path": "HestonModel_MonteCarlo/common/volatilityData.cpp", "local_folder": "volatilityData", "local_file": "volatilityData/volatilityData.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "volatilityData/volatilityData_original_tb.cpp" ] }, { "path": "High-Level-Synthesis/FFT/main.cpp", "local_folder": "FFT_main", "local_file": "FFT_main/FFT_main.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "FFT_main/FFT_main_original_tb.cpp" ] }, { "path": "hl5/soft/common/syscalls.c", "local_folder": "syscalls_memset", "local_file": "syscalls_memset/syscalls_memset.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "syscalls_memset/syscalls_memset_original_tb.cpp" ] }, { "path": "HLS-CNN/Code/04-C/dense.c", "local_folder": "dense_c", "local_file": "dense_c/dense_c.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "dense_c/dense_c_original_tb.cpp" ] }, { "path": "GlobalCorrelator_HLS/vertexing/firmware/bram_hist_vtx.cpp", "local_folder": "bram_hist_vtx", "local_file": "bram_hist_vtx/bram_hist_vtx.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "bram_hist_vtx/bram_hist_vtx_original_tb.cpp" ] }, { "path": "ACA-HLS/Final/Encrypted Computing/ACA-Final-Team1-Encrypted-Computing-main/src/kernel/K_mov.cpp", "local_folder": "K_mov", "local_file": "K_mov/K_mov.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "K_mov/K_mov_original_tb.cpp" ] }, { "path": "HLS-CNN/Code/05-Vitis-HLS/pool.cc", "local_folder": "pool_cc", "local_file": "pool_cc/pool_cc.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "pool_cc/pool_cc_original_tb.cpp" ] }, { "path": "High-Level-Synthesis/FFT/fft.cpp", "local_folder": "fft_cpp", "local_file": "fft_cpp/fft_cpp.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "fft_cpp/fft_cpp_original_tb.cpp" ] }, { "path": "SDAI/source/SDAI/activation.h", "local_folder": "activation_sigmoid", "local_file": "activation_sigmoid/activation_sigmoid.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "activation_sigmoid/activation_sigmoid_original_tb.cpp" ] }, { "path": "hls-crypto/PRESENT/naive-lutsbox/present.cpp", "local_folder": "present_perm", "local_file": "present_perm/present_perm.cpp", "in_current_test_split": true, "dut_available": true, "target_marker_present": true, "available_testbench_files": [ "present_perm/present_perm_original_tb.cpp" ] } ] } } }