n,guard_architectures_checked,parity_feasible,minimum_order_rails,minimum_total_cells,universal_feasible
2,4,2,1,3,1
3,64,8,3,6,1
4,4096,1,12,16,1