diff --git a/.gitattributes b/.gitattributes index e048002bb43d1af8b5faa690144e017e7e9a468b..0445ac31de1cdd44665571b27e0d7eec79c7d670 100644 --- a/.gitattributes +++ b/.gitattributes @@ -2470,3 +2470,28 @@ fullC/p2/tm_react/group_002.zarr/cmo_a/c/1 filter=lfs diff=lfs merge=lfs -text fullC/p2/tm_react/group_002.zarr/fock_b/c/0 filter=lfs diff=lfs merge=lfs -text fullC/p2/tm_react/group_001.zarr/scalar_f8/c/0/0 filter=lfs diff=lfs merge=lfs -text fullC/p2/tm_react/group_001.zarr/eps_b/c/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/fock_b/c/10 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/fock_b/c/1 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/cmo_a/c/2 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/cmo_b/c/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/fock_b/c/2 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/cmo_a/c/3 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_002.zarr/fock_b/c/3 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/vec/c/0/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/gbw_eps_b/c/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/12 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/5 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/8 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/11 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/4 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/6 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/10 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/3 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/7 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/9 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/1 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_b/c/2 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/pair_loewdin_bo_index/c/0/0 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/cmo_a/c/4 filter=lfs diff=lfs merge=lfs -text +fullC/p2/tm_react/group_001.zarr/eps_a/c/0 filter=lfs diff=lfs merge=lfs -text diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_a/c/4 b/fullC/p2/tm_react/group_001.zarr/cmo_a/c/4 new file mode 100644 index 0000000000000000000000000000000000000000..29afb6ef068e5877d2a201f59d0ce0430b1e13a4 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_a/c/4 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:e7d904449368a7a07b2bc3e02dec6a45429e89dc7fef7c5a0148e566420a38bf +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/0 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..d459c16a8fd68323a76bb2dddb939539aff8c0f2 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c666755b186c894d1cfae8cd77c9a5607a6e437c96c5725b7905e8bc57c20b60 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/1 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/1 new file mode 100644 index 0000000000000000000000000000000000000000..c5c1d74281adb066816fe78ea65e2d14bb1e8bec --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/1 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c3b782d6258ab4026173b47e96f71263f1aa85aa60779eb2b7b2de47dec507f1 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/10 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/10 new file mode 100644 index 0000000000000000000000000000000000000000..722b62275f2d26dcf7a36496f530a1a4d33c64a1 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/10 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:36c8a11d6181a1b44e7be5cefe13269c6a120dca6ee1ad0096ed18935862e356 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/11 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/11 new file mode 100644 index 0000000000000000000000000000000000000000..38cc191b069884049c1f528471be265bb8c1009a --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/11 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:1c67cf0ad6b26042b73f7c31be5f814cf9debc630aad07b42c632eeb917f447f +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/12 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/12 new file mode 100644 index 0000000000000000000000000000000000000000..37f49b62fbbf8a214e019e25b4368da2d0cdf2dd --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/12 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:219a0eeb7d976f0a60a01b10f0b4a5a968e89c18d944bf8239a6476e07817f41 +size 184550404 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/2 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/2 new file mode 100644 index 0000000000000000000000000000000000000000..584849630791c1262542e389d6f37ea9f6b3553a --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/2 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:1f495b0850a6a144272d903dc21dbf6ab12ac86910373ee2c22fd76e5bb10c8e +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/3 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/3 new file mode 100644 index 0000000000000000000000000000000000000000..074e7cfb6a06f4790533b19ca1b0d536034a18f4 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/3 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:9649b657706943905516e94f49d56d3faab722036dbbc9f4161719b62e3ee85a +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/4 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/4 new file mode 100644 index 0000000000000000000000000000000000000000..d2c3e1fbcab736fbc0079c5bce30a22806879aa6 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/4 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c5ac55ae627269ef078e064417be7a67b960e1e1a8b810abf965cd6ac9581868 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/5 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/5 new file mode 100644 index 0000000000000000000000000000000000000000..5598581b54df182bbcf84f2e72aec1baf15ca41b --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/5 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:9a164f2f58953a10a5ade0ca8fcde11fbdc97cfb2a674c6f79602c20b52a977b +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/6 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/6 new file mode 100644 index 0000000000000000000000000000000000000000..294f2a037ed6a9641c0805452b9dc2090cd8cc7c --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/6 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:4f36bf231713972f1183c6060d7f68441b92a07f794bd176dfc1b7457724a37d +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/7 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/7 new file mode 100644 index 0000000000000000000000000000000000000000..d2edcec87e5f814b26a1a337b2370c93ebdb4499 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/7 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:6efec984348e724f02ca3ea48412b9476d75e5f295116f3b761ae703fb2aefd2 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/8 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/8 new file mode 100644 index 0000000000000000000000000000000000000000..bb2815ab5106fec3a989d8b54204983c7d7444ee --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/8 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:dd2fa5b5a0688f705263c7c4cafaa9f44a82626640770a5a37f1273334a2dce8 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/cmo_b/c/9 b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/9 new file mode 100644 index 0000000000000000000000000000000000000000..c3c1411cb943883efa918f1dc0e23a5768d5fddb --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/cmo_b/c/9 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:e68275c64167c348f99cb70aa95a70c3ee1ac6275786945a108ba639bd5c2516 +size 1073742852 diff --git a/fullC/p2/tm_react/group_001.zarr/eps_a/c/0 b/fullC/p2/tm_react/group_001.zarr/eps_a/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..672532280b3d3b8b6e3fecbb0bf42ad2d216a3e7 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/eps_a/c/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:c176fae352e55e1b2368d26e96858efba6c5ce9debad36265754df6fd8b6b685 +size 13387489 diff --git a/fullC/p2/tm_react/group_001.zarr/gbw_eps_b/c/0 b/fullC/p2/tm_react/group_001.zarr/gbw_eps_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..17c5fc091ff721572c54e2b8eadc3fce3f77407d --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/gbw_eps_b/c/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:07a60272ca7e1c35914f4eb9c678bbf08edf2eb9ce5578b050868cdd556f11ef +size 13387277 diff --git a/fullC/p2/tm_react/group_001.zarr/pair_loewdin_bo_index/c/0/0 b/fullC/p2/tm_react/group_001.zarr/pair_loewdin_bo_index/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..9bc40224469315e7034cb975d169826338cc5026 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/pair_loewdin_bo_index/c/0/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:25801999b1b97856c06753ff636d64b036c890e49fdfb9056e4380681fe10f46 +size 219243 diff --git a/fullC/p2/tm_react/group_001.zarr/vec/c/0/0 b/fullC/p2/tm_react/group_001.zarr/vec/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..bef94aba13c8496537115123340b4d6beb3d6db6 --- /dev/null +++ b/fullC/p2/tm_react/group_001.zarr/vec/c/0/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:6979f3efb816d902ceceec330d2920c53cc48a244f6fb33b60f57beeb10e9224 +size 419863 diff --git a/fullC/p2/tm_react/group_002.zarr/cmo_a/c/2 b/fullC/p2/tm_react/group_002.zarr/cmo_a/c/2 new file mode 100644 index 0000000000000000000000000000000000000000..08a9d3fe9606133af934a2e0151747e6d5dabb4c --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/cmo_a/c/2 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:ac6fc2e598536288ce558155c6363418a32a28aa33b53c20926101d755c3c416 +size 1073742852 diff --git a/fullC/p2/tm_react/group_002.zarr/cmo_a/c/3 b/fullC/p2/tm_react/group_002.zarr/cmo_a/c/3 new file mode 100644 index 0000000000000000000000000000000000000000..af8b15be5639d66eb0e5e340c779e5ae715434d7 --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/cmo_a/c/3 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:1d3361c54c99eef799896ef1b3c254c1046b15d8d169200dc795a7d1e5a8bff6 +size 1073742852 diff --git a/fullC/p2/tm_react/group_002.zarr/cmo_b/c/0 b/fullC/p2/tm_react/group_002.zarr/cmo_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..79f5e080cba075dc86fac55501aaf7880969bd2c --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/cmo_b/c/0 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:7ff6059003ffffd2bd2f065a16ecb2d7c9c8686a983a4d2a8cc3f86370107816 +size 1073742852 diff --git a/fullC/p2/tm_react/group_002.zarr/fock_b/c/1 b/fullC/p2/tm_react/group_002.zarr/fock_b/c/1 new file mode 100644 index 0000000000000000000000000000000000000000..386806273c702de21ea425a044400fc2ac9f5617 --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/fock_b/c/1 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:084487aa1d693769c0bb26c9068fb07cc137b29280080f6dd9d9cb16b033e636 +size 99547029 diff --git a/fullC/p2/tm_react/group_002.zarr/fock_b/c/10 b/fullC/p2/tm_react/group_002.zarr/fock_b/c/10 new file mode 100644 index 0000000000000000000000000000000000000000..3d61685e24aa574369cff0fd8e6f6fc4c7878bc4 --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/fock_b/c/10 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:a968a78a0f1094b53b54338f02c51fc96200091c360092f34dc2128eccd74648 +size 98933108 diff --git a/fullC/p2/tm_react/group_002.zarr/fock_b/c/2 b/fullC/p2/tm_react/group_002.zarr/fock_b/c/2 new file mode 100644 index 0000000000000000000000000000000000000000..023119ce3c34cb337533b19ff9b3b16c16764545 --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/fock_b/c/2 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:338269e2e76689519319935d4c1472ea26bf32710105a93c8724c2af2cce1f50 +size 100815532 diff --git a/fullC/p2/tm_react/group_002.zarr/fock_b/c/3 b/fullC/p2/tm_react/group_002.zarr/fock_b/c/3 new file mode 100644 index 0000000000000000000000000000000000000000..749972fabe236a048fc8e08f76309201cf3d696a --- /dev/null +++ b/fullC/p2/tm_react/group_002.zarr/fock_b/c/3 @@ -0,0 +1,3 @@ +version https://git-lfs.github.com/spec/v1 +oid sha256:127e9ec4e3dd76129fca12e75fded1927f245c9715cb6cf85e58d14df63faa5d +size 100045440 diff --git a/occC/p2/spice/group_000.zarr/atom_offsets/c/0 b/occC/p2/spice/group_000.zarr/atom_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..07898b5aad8dd324b179102c3365fdce9eed2360 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/atom_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/flags/c/0/0 b/occC/p2/spice/group_000.zarr/flags/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..ee64d92e1ec3c57c140c11cf1b5a6d4fab33b64a Binary files /dev/null and b/occC/p2/spice/group_000.zarr/flags/c/0/0 differ diff --git a/occC/p2/spice/group_000.zarr/gbw_eps_a_offsets/c/0 b/occC/p2/spice/group_000.zarr/gbw_eps_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..cb145d3bc4b9103450ed31d83485f3c90b9720e4 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/gbw_eps_a_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/gbw_occ_a_offsets/c/0 b/occC/p2/spice/group_000.zarr/gbw_occ_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..cb145d3bc4b9103450ed31d83485f3c90b9720e4 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/gbw_occ_a_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/mo_f8/c/0/0 b/occC/p2/spice/group_000.zarr/mo_f8/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..f456aedb2c9010baba4d611557d5861489718488 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/mo_f8/c/0/0 differ diff --git a/occC/p2/spice/group_000.zarr/mo_flags/c/0/0 b/occC/p2/spice/group_000.zarr/mo_flags/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..e73b2ac40d552624062123216e229b455be8fe4a Binary files /dev/null and b/occC/p2/spice/group_000.zarr/mo_flags/c/0/0 differ diff --git a/occC/p2/spice/group_000.zarr/mo_i/c/0/0 b/occC/p2/spice/group_000.zarr/mo_i/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..3fbfb27c10cea1a786a6d4529315e32a15992e92 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/mo_i/c/0/0 differ diff --git a/occC/p2/spice/group_000.zarr/occ_a/c/0 b/occC/p2/spice/group_000.zarr/occ_a/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..4b78393a7626f47b755a5f2adab53ac561c7bc43 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/occ_a/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/pair_loewdin_bo_offsets/c/0 b/occC/p2/spice/group_000.zarr/pair_loewdin_bo_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..1b2785132b13f70cc8f776e543d7f5fd37feab5e Binary files /dev/null and b/occC/p2/spice/group_000.zarr/pair_loewdin_bo_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/pair_mayer_bo_index/c/0/0 b/occC/p2/spice/group_000.zarr/pair_mayer_bo_index/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..e055c0c880c2605ba677879c7dfe93ceb80557b3 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/pair_mayer_bo_index/c/0/0 differ diff --git a/occC/p2/spice/group_000.zarr/pair_mayer_bo_offsets/c/0 b/occC/p2/spice/group_000.zarr/pair_mayer_bo_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..c797e87807fa5fd021d98cb4046ae4a80c6bb941 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/pair_mayer_bo_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 b/occC/p2/spice/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..a5c33c2b58b00a9a730113b69ee888b1ef342c67 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 differ diff --git a/occC/p2/spice/group_000.zarr/scalar_i/c/0/0 b/occC/p2/spice/group_000.zarr/scalar_i/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..b3390649ce237679cb5ff520d3eabcd5e2810518 Binary files /dev/null and b/occC/p2/spice/group_000.zarr/scalar_i/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/atom_f8/zarr.json b/occC/p2/tm_react/group_000.zarr/atom_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..ea673c70552fbe8d33e830f56157e2a866bfae5e --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/atom_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 89252, + 21 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272, + 21 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159, + 21 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/atom_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/atom_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..a9f9f52d70d0602bac0e00f35612578718bc0b0a Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/atom_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/atom_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/atom_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/atom_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/atom_shell/zarr.json b/occC/p2/tm_react/group_000.zarr/atom_shell/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..be73153b5e4da2433aec2473a21cfb9fd5ddabde --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/atom_shell/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 89252, + 25 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272, + 25 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159, + 25 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/atom_z/c/0 b/occC/p2/tm_react/group_000.zarr/atom_z/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..4e9262bb9c699f99333070eab99a8501fbf9ed9e Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/atom_z/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/atom_z/zarr.json b/occC/p2/tm_react/group_000.zarr/atom_z/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..677e583bdb6db7bbc3f369c369849b1a8a6da97e --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/atom_z/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 89252 + ], + "data_type": "int16", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 2, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/cmo_a/zarr.json b/occC/p2/tm_react/group_000.zarr/cmo_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..5a01a3648db22f0fabc9c7a7502228264488e21e --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/cmo_a/zarr.json @@ -0,0 +1,55 @@ +{ + "shape": [ + 274252370 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 276824064 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..d73491b78004a1450c175422186980649e8c9f39 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/cmo_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/cmo_b/zarr.json b/occC/p2/tm_react/group_000.zarr/cmo_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e7d7e666cfe6663e26870b4264501977794f3ceb --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/cmo_b/zarr.json @@ -0,0 +1,55 @@ +{ + "shape": [ + 269771244 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 272629760 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..7fa79f70e807c01464186743b750c1aded0f1958 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/cmo_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/eps_a/zarr.json b/occC/p2/tm_react/group_000.zarr/eps_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/eps_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/eps_a_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/eps_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/eps_a_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/eps_a_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/eps_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/eps_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/eps_b/zarr.json b/occC/p2/tm_react/group_000.zarr/eps_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/eps_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/eps_b_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/eps_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/eps_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/eps_b_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/eps_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/eps_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/flags/c/0/0 b/occC/p2/tm_react/group_000.zarr/flags/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..1c9d1f329d76e3271eec6b2893b9abb0fcda9c3e Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/flags/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/flags/zarr.json b/occC/p2/tm_react/group_000.zarr/flags/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..94b9651961bfa925ad26ce1c88904f7152db148b --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/flags/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1532, + 6 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 6 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 6 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/fock_a/zarr.json b/occC/p2/tm_react/group_000.zarr/fock_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..f4c07f0254c11219fa7df3b4fb48d5e959a9126b --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/fock_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1520839115 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/fock_a_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/fock_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..dbdcb2f17809ef5178c7a23ef005350cf1eb6b3a Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/fock_a_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/fock_a_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/fock_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/fock_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/fock_b/zarr.json b/occC/p2/tm_react/group_000.zarr/fock_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..f4c07f0254c11219fa7df3b4fb48d5e959a9126b --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/fock_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1520839115 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/fock_b_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/fock_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..dbdcb2f17809ef5178c7a23ef005350cf1eb6b3a Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/fock_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/fock_b_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/fock_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/fock_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_a/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_eps_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_eps_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_eps_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_b/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_eps_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_eps_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_eps_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_a/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_occ_a/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..1e85fa2116d4cdcf09307c7ce52f43294cd8a371 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_occ_a/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_a/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_occ_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_occ_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_occ_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_b/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_occ_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..5739afa77d01ce06697bdd4d3a51e8533e5ab27c Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_occ_b/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_b/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_occ_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_occ_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..02ca92c2824f9c2d9e7f63810f36d85b5b09985b Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/gbw_occ_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/mo_f8/c/0/0 b/occC/p2/tm_react/group_000.zarr/mo_f8/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..5d6454a4dc8bacc15408f5cf8f4eb4059d42e24d Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/mo_f8/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/mo_f8/zarr.json b/occC/p2/tm_react/group_000.zarr/mo_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..fd9af910bc4f512e6136322d255dbb121e57cc39 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/mo_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 1532, + 10 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 10 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 10 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/mo_flags/c/0/0 b/occC/p2/tm_react/group_000.zarr/mo_flags/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..8c8f895ef47537a2e70ccb68d16f7667e877e673 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/mo_flags/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/mo_flags/zarr.json b/occC/p2/tm_react/group_000.zarr/mo_flags/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..cc24fe671ac10d99de05c88406b3cd23afaadb8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/mo_flags/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1532, + 11 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 11 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 11 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/mo_i/c/0/0 b/occC/p2/tm_react/group_000.zarr/mo_i/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..26223af84628690e22d9d9c22318b40c1efed5d7 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/mo_i/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/mo_i/zarr.json b/occC/p2/tm_react/group_000.zarr/mo_i/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e3f96a91b48dc1a4ef974b055186867f49036860 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/mo_i/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 1532, + 4 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 4 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 4 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/occ_a/c/0 b/occC/p2/tm_react/group_000.zarr/occ_a/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..1e85fa2116d4cdcf09307c7ce52f43294cd8a371 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/occ_a/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/occ_a/zarr.json b/occC/p2/tm_react/group_000.zarr/occ_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/occ_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/occ_b/c/0 b/occC/p2/tm_react/group_000.zarr/occ_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..5739afa77d01ce06697bdd4d3a51e8533e5ab27c Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/occ_b/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/occ_b/zarr.json b/occC/p2/tm_react/group_000.zarr/occ_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4fa0a2154a136467365d0908d27b95dad1bef0b9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/occ_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_index/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..068abcc830c96065c5d75372f3af259db8bc9f4c --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 289281, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323991, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35999, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..dfa8ea6ddcdd21b56a831887cbe9534ac33f0062 Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_value/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..4c64d757579b12c1cfc0554591572d3e50462e09 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_loewdin_bo_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 289281 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323991 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35999 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_index/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..190c738c947de0e88d42c6ebeef51b7785994820 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 168399, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 175448, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 21931, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..8e2a1f619a1ab3384e05329ed345f06462b8383e Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_value/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..db118983258049c4d843c0d5146350d9f9762de9 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mayer_bo_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 168399 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 175448 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 21931 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_index/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..825e720f77cb3233d18d5b1fbfd23ebef86bce68 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 494690, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 504664, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 63083, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..a460b61993ba7617951d2ba3b41cf9e0f9e3f15e Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e2b526c75a46c203dd78be57392db6c656b90d8d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_value/zarr.json b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..6d6118d294fc27f32d7d7316bbbf061c6c57f28d --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/pair_mulliken_ovlp_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 494690 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 504664 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 63083 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/scalar_f8/zarr.json b/occC/p2/tm_react/group_000.zarr/scalar_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..31e36a2b5c976c320e04f448c63999f9f868c4d4 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/scalar_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 1532, + 38 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 38 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 38 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/scalar_i/c/0/0 b/occC/p2/tm_react/group_000.zarr/scalar_i/c/0/0 new file mode 100644 index 0000000000000000000000000000000000000000..a1bf9bc40c867eb7fdb16659a14314f4c2ef278f Binary files /dev/null and b/occC/p2/tm_react/group_000.zarr/scalar_i/c/0/0 differ diff --git a/occC/p2/tm_react/group_000.zarr/scalar_i/zarr.json b/occC/p2/tm_react/group_000.zarr/scalar_i/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e7776677324d52c5f018efe2ca567f729e8a15d5 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/scalar_i/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 1532, + 8 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 8 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 8 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/vec/zarr.json b/occC/p2/tm_react/group_000.zarr/vec/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..46551a3305405170eac99d0379eb602929bc87cf --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/vec/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 1532, + 36 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 36 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 36 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_000.zarr/zarr.json b/occC/p2/tm_react/group_000.zarr/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..c28d4d91ae7b06a5bb0b2113590dca0acd2d7f09 --- /dev/null +++ b/occC/p2/tm_react/group_000.zarr/zarr.json @@ -0,0 +1,7566 @@ +{ + "attributes": { + "schema": "omol_elec/pass_a/2", + "shells": [ + "s", + "p", + "d", + "f", + "g" + ], + "scalar_f8_cols": [ + "e_total", + "e_total_engrad", + "e_nuc_rep", + "e_one_elec", + "e_two_elec", + "e_kinetic", + "virial_ratio", + "e_xc", + "e_nl", + "e_exchange", + "n_alpha_int", + "n_beta_int", + "s2", + "s2_ideal", + "s2_dev", + "conv_denergy", + "conv_maxdp", + "conv_rmsdp", + "conv_diiserr", + "smallest_ovlp_eig", + "grad_norm", + "grad_rms", + "grad_max", + "run_time_s", + "dipole_au", + "dipole_debye", + "quad_iso", + "npa_core", + "npa_valence", + "npa_rydberg", + "nbo_lewis", + "nbo_nonlewis", + "homo_a", + "lumo_a", + "gap_a", + "homo_b", + "lumo_b", + "gap_b" + ], + "scalar_i_cols": [ + "charge", + "mult", + "nelec", + "nbas", + "naux", + "n_lindep", + "scf_cycles", + "n_atoms" + ], + "flag_cols": [ + "scf_converged", + "terminated_normally", + "nbo_available", + "npa_available", + "is_uhf", + "has_fock" + ], + "vec_cols": [ + "dipole_elec_0", + "dipole_elec_1", + "dipole_elec_2", + "dipole_nuc_0", + "dipole_nuc_1", + "dipole_nuc_2", + "dipole_total_0", + "dipole_total_1", + "dipole_total_2", + "rot_const_cm_0", + "rot_const_cm_1", + "rot_const_cm_2", + "rot_const_mhz_0", + "rot_const_mhz_1", + "rot_const_mhz_2", + "quad_diag_0", + "quad_diag_1", + "quad_diag_2", + "quad_nuc_0", + "quad_nuc_1", + "quad_nuc_2", + "quad_nuc_3", + "quad_nuc_4", + "quad_nuc_5", + "quad_elec_0", + "quad_elec_1", + "quad_elec_2", + "quad_elec_3", + "quad_elec_4", + "quad_elec_5", + "quad_total_0", + "quad_total_1", + "quad_total_2", + "quad_total_3", + "quad_total_4", + "quad_total_5" + ], + "atom_f8_cols": [ + "coords_x", + "coords_y", + "coords_z", + "forces_x", + "forces_y", + "forces_z", + "mulliken_q", + "mulliken_s", + "loewdin_q", + "loewdin_s", + "mayer_NA", + "mayer_ZA", + "mayer_QA", + "mayer_VA", + "mayer_BVA", + "mayer_FA", + "npa_q", + "npa_atom_core", + "npa_atom_val", + "npa_atom_ryd", + "npa_spin" + ], + "atom_shell_cols": [ + "mulliken_shell_q_s", + "mulliken_shell_q_p", + "mulliken_shell_q_d", + "mulliken_shell_q_f", + "mulliken_shell_q_g", + "mulliken_shell_s_s", + "mulliken_shell_s_p", + "mulliken_shell_s_d", + "mulliken_shell_s_f", + "mulliken_shell_s_g", + "loewdin_shell_q_s", + "loewdin_shell_q_p", + "loewdin_shell_q_d", + "loewdin_shell_q_f", + "loewdin_shell_q_g", + "loewdin_shell_s_s", + "loewdin_shell_s_p", + "loewdin_shell_s_d", + "loewdin_shell_s_f", + "loewdin_shell_s_g", + "natural_config_s", + "natural_config_p", + "natural_config_d", + "natural_config_f", + "natural_config_g" + ], + "pair_names": [ + "mayer_bo", + "loewdin_bo", + "mulliken_ovlp" + ], + "dataset": "tm_react", + "has_matrices": true, + "has_mo": true, + "mo_schema": "omol_elec/pass_b1/2", + "mo_dtype": "f4", + "mo_i_cols": [ + "nocc_a", + "nocc_b", + "gbw_nbas", + "gbw_nop" + ], + "mo_f8_cols": [ + "occ_sum_a", + "occ_sum_b", + "eps_err_a", + "eps_err_b", + "fc_offdiag_a", + "fc_offdiag_b", + "fc_diag_err_a", + "fc_diag_err_b", + "fc_bound_a", + "fc_bound_b" + ], + "mo_flag_cols": [ + "gbw_found", + "nbas_match", + "nspin_match", + "nelec_match", + "spin_match", + "eps_checked", + "eps_match", + "occ_contiguous", + "fock_checked", + "fock_match", + "mo_ok" + ], + "mo_layout": "cmo_x[o[i]:o[i+1]].reshape(nocc_x, nbas) = C_occ^T (row k = occupied MO k over AOs, ORCA AO order); derived from the full-C store", + "mo_content": "occupied", + "calc_id": [ + "tm_react__ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_CNCCN4_rev_step9_1_5", + "tm_react__MOR28_Ru4_Charge2_UHF4_swaplig_0_newlig_NC1_step3_2_5", + "tm_react__MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step32_2_1", + "tm_react__MOR39_Ir3Ga3_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_step3_4_5", + "tm_react__ROST40_Ni2_Charge0_UHF2_swaplig_0_newlig_NNCNS04_rev_step25_0_3", + "tm_react__MOR33_Pt4_Charge4_UHF4_swaplig_1_newlig_S1CCNC13_rev_step5_4_5", + "tm_react__MOBH35_Sn4_Charge4_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step11_4_1", + "tm_react__MOBH29_Y3_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step4_0_1", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CSCO1_rev_step30_4_5", + "tm_react__MOR5_Er3_Charge2_UHF3_swaplig_1_newlig_CC1CCNN1C4_rev_step10_2_4", + "tm_react__MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_N1CCNC13_step8_1_5", + "tm_react__MOR5_Cr2_Charge1_UHF4_swaplig_2_newlig_CPc1ccccc1c1ccccc11_step11_1_5", + "tm_react__MOBH17_Mn2_Charge2_UHF5_swaplig_0_newlig_CCOCC2_rev_step23_2_6", + "tm_react__MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_Cl0_rev_step12_-2_5", + "tm_react__ROST34_Ti4_Charge1_UHF0_swaplig_0_newlig_CCCO3_step3_1_1", + "tm_react__MOR34_Ru4_Charge4_UHF4_swaplig_0_newlig_NCNO3_step1_4_5", + "tm_react__MOBH26_Mn3_Charge1_UHF4_swaplig_2_newlig_CH2c1ccccc10_step12_1_5", + "tm_react__MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1_rev_step17_2_5", + "tm_react__MOBH19_Fe2_Charge2_UHF4_swaplig_0_newlig_CNCCSNCC4_rev_step3_2_5", + "tm_react__MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_ONOO3_step21_4_5", + "tm_react__MOR34_Sn4_Charge4_UHF0_swaplig_1_newlig_NCc1ccccc10_rev_step2_4_1", + "tm_react__MOR19_Ir4_Charge3_UHF5_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step2_3_6", + "tm_react__MOR2_Ni2_Charge2_UHF2_swaplig_1_newlig_CN1CCNC1S6_rev_step12_2_3", + "tm_react__MOR39_Rh3Nd3_Charge4_UHF7_swaplig_0_newlig_CSCO3_step34_4_8", + "tm_react__MOR33_Ir3_Charge3_UHF4_swaplig_1_newlig_CSCO1_rev_step20_3_5", + "tm_react__MOR34_Al3_Charge3_UHF0_swaplig_1_newlig_CPCCO4_rev_step40_3_1", + "tm_react__MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CPCCO4_rev_step2_4_5", + "tm_react__MOR2_Au3_Charge3_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step1_3_3", + "tm_react__MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step2_0_3", + "tm_react__MOR38_W4_Charge4_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step23_4_3", + "tm_react__ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_step6_-1_2", + "tm_react__MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_CNHCCc1ccccc19_rev_step6_-1_6", + "tm_react__MOR35_Nd3_Charge3_UHF3_swaplig_0_newlig_O0_rev_step30_3_4", + "tm_react__ROST26_Co2_Charge0_UHF3_swaplig_1_newlig_FCFF1_rev_step5_0_4", + "tm_react__MOR5_Sr2_Charge1_UHF0_swaplig_1_newlig_CNCCSNCC4_rev_step25_1_1", + "tm_react__MOBH25_Pt4_Charge3_UHF4_swaplig_1_newlig_CCCO3_rev_step9_3_5", + "tm_react__MOR35_Sc3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step22_3_1", + "tm_react__MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_CC1NCCN12_rev_step7_2_1", + "tm_react__MOR12_Rh3_Charge3_UHF4_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step9_3_5", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step69_2_5", + "tm_react__ROST31_Os4_Charge0_UHF4_swaplig_0_newlig_F0_step15_0_5", + "tm_react__MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_step6_0_5", + "tm_react__MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_NCc1cccnc16_step15_4_6", + "tm_react__ROST34_Rh3_Charge0_UHF4_swaplig_0_newlig_CSiCCCH24_rev_step18_0_5", + "tm_react__MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_NCOc1cccnc17_step22_3_5", + "tm_react__MOR22_Fe3In3_Charge4_UHF5_swaplig_1_newlig_CPCC1_rev_step7_4_6", + "tm_react__MOR33_Sc3_Charge3_UHF0_swaplig_0_newlig_N1CCNC13_step16_3_1", + "tm_react__MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step26_2_1", + "tm_react__MOR27_Sc3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step26_1_1", + "tm_react__MOR12_Ca2_Charge2_UHF0_swaplig_1_newlig_NCc1cccnc16_step9_2_1", + "tm_react__ROST14_Er3_Charge0_UHF3_swaplig_2_newlig_SC1NCCN10_step4_0_4", + "tm_react__MOBH9_Mn2_Charge2_UHF5_swaplig_0_newlig_CCCN3_step14_-2_6", + "tm_react__ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step2_-1_2", + "tm_react__MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_CC1CCCCN16_rev_step2_0_3", + "tm_react__ROST15_Al3_Charge0_UHF0_swaplig_1_newlig_CCOPOCCOCC3_step4_0_1", + "tm_react__ROST14_Ir3_Charge0_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step3_0_5", + "tm_react__MOR12_Mg2_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_step4_2_1", + "tm_react__ROST14_Fe2_Charge1_UHF4_swaplig_0_newlig_I0_rev_step1_-1_5", + "tm_react__MOR13_Tm3_Charge2_UHF2_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step6_2_3", + "tm_react__ROST21_Pb4_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc10_step12_2_1", + "tm_react__MOR34_Ti3_Charge3_UHF1_swaplig_0_newlig_CN1CCNC14_step12_3_2", + "tm_react__MOR35_Co3_Charge3_UHF4_swaplig_1_newlig_CPCc1ccccc11_step4_3_5", + "tm_react__MOBH24_Sr2_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_step2_1_1", + "tm_react__MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_NN1NCNN14_step9_4_1", + "tm_react__MOR12_Ni2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step2_2_3", + "tm_react__MOR33_Yb3_Charge3_UHF1_swaplig_1_newlig_N1CNc2ccccc122_step19_3_2", + "tm_react__MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_Br0_step32_2_1", + "tm_react__MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_CCCCCC5_step19_2_1", + "tm_react__MOBH22_Nb5_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step13_0_1", + "tm_react__MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step11_2_1", + "tm_react__ROST32_W4_Charge2_UHF2_swaplig_0_newlig_CC1CCCCN16_step7_-2_3", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step29_2_3", + "tm_react__MOBH24_Ir4_Charge3_UHF5_swaplig_1_newlig_CPCC1_rev_step14_3_6", + "tm_react__MOBH5_Bi3_Charge2_UHF0_swaplig_1_newlig_NCc1cccnc16_step3_2_1", + "tm_react__MOR22_Ga3Lu3_Charge4_UHF0_swaplig_0_newlig_FBFFF0_rev_step24_4_1", + "tm_react__MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_ClCClCOO5_step10_0_4", + "tm_react__ROST45_W4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_step4_2_3", + "tm_react__ROST31_Ir4_Charge0_UHF5_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step17_0_6", + "tm_react__MOBH9_Al3_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step13_-1_1", + "tm_react__ROST45_W4_Charge2_UHF2_swaplig_0_newlig_ClCClCOO5_rev_step8_2_3", + "tm_react__ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_Br0_step24_0_6", + "tm_react__ROST16_Au3_Charge1_UHF2_swaplig_0_newlig_ClCH21_rev_step16_-1_3", + "tm_react__MOR34_In3_Charge3_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step19_3_1", + "tm_react__MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_S1CCNC13_rev_step10_4_5", + "tm_react__ROST35_Pt4_Charge1_UHF4_swaplig_0_newlig_CH30_rev_step12_-1_5", + "tm_react__MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CPCCO4_rev_step27_0_5", + "tm_react__MOBH25_Zn2_Charge1_UHF0_swaplig_0_newlig_CPCC1_rev_step12_1_1", + "tm_react__MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step4_1_4", + "tm_react__MOR33_Ti3_Charge3_UHF1_swaplig_0_newlig_CNHCCc1ccccc19_rev_step8_3_2", + "tm_react__MOR5_Ir3_Charge2_UHF4_swaplig_2_newlig_Nc1ccncc14_rev_step18_2_5", + "tm_react__ROST35_La3_Charge2_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step7_-2_1", + "tm_react__MOBH12_Ru4_Charge0_UHF4_swaplig_1_newlig_CNCCSNCC4_rev_step17_0_5", + "tm_react__ROST31_Ru3_Charge1_UHF5_swaplig_0_newlig_CSiCC1_rev_step3_-1_6", + "tm_react__MOR13_Rh3_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step19_2_5", + "tm_react__MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CSCO3_rev_step15_2_1", + "tm_react__MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CN1CCNC14_step20_4_5", + "tm_react__MOR40_Rh3Au3_Charge1_UHF6_swaplig_1_newlig_COCO2_rev_step27_-1_7", + "tm_react__ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CPCc1ccccc11_step18_1_5", + "tm_react__MOR23a_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCCHSiCCC4_step9_2_1", + "tm_react__MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step3_3_1", + "tm_react__ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step19_2_1", + "tm_react__MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_CCO1_rev_step6_0_5", + "tm_react__MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_rev_step5_1_5", + "tm_react__MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CN1CCNC1S6_rev_step11_0_5", + "tm_react__MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_C1CCOC13_step11_2_2", + "tm_react__MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_CCOPOCCOCC3_step5_2_8", + "tm_react__MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Br0_rev_step9_2_1", + "tm_react__ROST26_Ga3_Charge1_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step24_1_1", + "tm_react__MOR18_Sc3_Charge2_UHF0_swaplig_2_newlig_Brc1ccccc1COO9_step14_2_1", + "tm_react__ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_N1CCNC13_rev_step8_0_3", + "tm_react__MOR3_V2_Charge2_UHF3_swaplig_0_newlig_CNCCNNCC4_rev_step5_2_4", + "tm_react__MOBH33_Hf4_Charge1_UHF0_swaplig_2_newlig_CCc1ccccc10_step10_1_1", + "tm_react__MOR34_Pt4_Charge4_UHF4_swaplig_1_newlig_CNCCSNCC4_step21_4_5", + "tm_react__MOR23_Eu3_Charge2_UHF6_swaplig_2_newlig_Fc1ccccc14_step20_2_7", + "tm_react__MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step13_1_4", + "tm_react__ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_ClCH21_step23_-2_5", + "tm_react__MOBH33_Hg2_Charge1_UHF0_swaplig_1_newlig_c1ccncc13_rev_step5_-1_1", + "tm_react__MOR40_Ru3Os4_Charge0_UHF9_swaplig_1_newlig_FCFFSOOO7_step2_0_10", + "tm_react__MOR1_Hg2_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step3_2_1", + "tm_react__ROST16_Tl3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step10_-1_1", + "tm_react__ROST52_Rh3_Charge1_UHF4_swaplig_1_newlig_Oc1ccccc1COO9_rev_step12_-1_5", + "tm_react__MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_O0_step8_-1_1", + "tm_react__MOBH32_Fe2_Charge1_UHF4_swaplig_0_newlig_SC1NCCN10_rev_step16_-1_5", + "tm_react__ROST34_Sn2_Charge1_UHF0_swaplig_0_newlig_FCFF1_step12_-1_1", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step20_2_5", + "tm_react__MOBH13_Sc3_Charge1_UHF0_swaplig_0_newlig_CPCCO4_rev_step1_1_1", + "tm_react__MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step30_0_3", + "tm_react__MOBH33_Cd2_Charge1_UHF0_swaplig_2_newlig_NCNCN0_step5_-1_1", + "tm_react__MOR35_Os4_Charge4_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step8_4_5", + "tm_react__ROST15_Ho3_Charge0_UHF4_swaplig_1_newlig_CNCCN4_step18_0_5", + "tm_react__ROST15_Sc3_Charge0_UHF0_swaplig_1_newlig_CCNCSNCC4_step14_0_1", + "tm_react__MOR21_Ru3_Charge2_UHF5_swaplig_1_newlig_OS1ONCOc2ccccc125_rev_step8_-2_6", + "tm_react__MOR33_In3_Charge3_UHF0_swaplig_0_newlig_CCNO3_rev_step30_3_1", + "tm_react__MOR2_Tl3_Charge3_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step8_3_1", + "tm_react__ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_N1CCCN14_rev_step10_0_1", + "tm_react__ROST41_Ru4_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step37_2_5", + "tm_react__MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step13_-1_1", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step36_0_1", + "tm_react__MOR19_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCCN10_rev_step17_2_1", + "tm_react__MOR27_Co3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_rev_step22_1_5", + "tm_react__MOBH12_Pt4_Charge0_UHF4_swaplig_0_newlig_CO1_step8_0_5", + "tm_react__MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step7_1_1", + "tm_react__MOBH28_Ir4_Charge3_UHF5_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step11_3_6", + "tm_react__MOBH25_Hg2_Charge1_UHF0_swaplig_1_newlig_c1ccncc13_step7_1_1", + "tm_react__MOR40_Pm3Ti2_Charge2_UHF6_swaplig_1_newlig_CNCCc1ccccc19_rev_step16_-2_7", + "tm_react__MOR41_Ti3_Charge1_UHF1_swaplig_2_newlig_BH3CN2_rev_step3_-1_2", + "tm_react__MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_I0_step27_0_4", + "tm_react__MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCCO4_rev_step18_4_3", + "tm_react__MOBH13_Rh3_Charge1_UHF4_swaplig_1_newlig_CSiCCCH24_step1_1_5", + "tm_react__ROST37_V3_Charge0_UHF2_swaplig_0_newlig_c1ccccc13_rev_step1_0_3", + "tm_react__MOBH19_Zn2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step17_2_1", + "tm_react__ROST14_V2_Charge1_UHF3_swaplig_2_newlig_CC1CCNN1C4_rev_step13_-1_4", + "tm_react__MOBH8_Pd2_Charge2_UHF2_swaplig_0_newlig_CNCCSNCC4_step34_-2_3", + "tm_react__MOR18_Fe3_Charge2_UHF5_swaplig_1_newlig_Clc1cccnc15_rev_step20_2_6", + "tm_react__MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_Fc1ccccc14_step10_0_6", + "tm_react__MOR12_Eu3_Charge3_UHF6_swaplig_1_newlig_C1CCOC13_rev_step3_3_7", + "tm_react__MOBH5_Yb3_Charge2_UHF1_swaplig_0_newlig_N1CNc2ccccc122_rev_step13_2_2", + "tm_react__MOBH17_V2_Charge2_UHF3_swaplig_0_newlig_CN1CCNC14_rev_step16_2_4", + "tm_react__ROST14_Lu3_Charge0_UHF0_swaplig_0_newlig_ONO2_rev_step8_0_1", + "tm_react__MOBH29_Pd4_Charge1_UHF4_swaplig_1_newlig_FCFFSOOO7_rev_step5_1_5", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_CC1CCCCN16_step14_1_1", + "tm_react__ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_NCOc1cccnc17_step13_1_5", + "tm_react__ROST29_Yb3_Charge0_UHF1_swaplig_0_newlig_Cl0_rev_step5_0_2", + "tm_react__ROST14_Al3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step0_0_1", + "tm_react__MOR31_Ti2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1CH27_rev_step6_0_3", + "tm_react__MOR39_La3Bi3_Charge4_UHF0_swaplig_0_newlig_CCCN3_step21_4_1", + "tm_react__MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_COCO2_step17_1_4", + "tm_react__ROST22_W4_Charge1_UHF2_swaplig_0_newlig_N1CCNC13_step10_1_3", + "tm_react__ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_N1CCNC13_rev_step24_0_1", + "tm_react__MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_OC1CCCCCN10_rev_step3_4_5", + "tm_react__MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCPONCCNCC4_rev_step28_4_3", + "tm_react__MOR23_Ru3_Charge2_UHF5_swaplig_2_newlig_c1ccccc13_rev_step12_2_6", + "tm_react__ROST29_Ba2_Charge1_UHF0_swaplig_0_newlig_SCN2_step11_-1_1", + "tm_react__MOR29_V4_Charge2_UHF1_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step18_2_2", + "tm_react__ROST40_Cu2_Charge0_UHF1_swaplig_0_newlig_COCCOC14_rev_step25_0_2", + "tm_react__ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_NCNS3_rev_step23_2_4", + "tm_react__ROST23_Na1_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_rev_step2_1_1", + "tm_react__ROST23_Cu1_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step11_1_1", + "tm_react__MOR19_Tc4_Charge3_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step12_3_4", + "tm_react__MOBH23_Mo4_Charge1_UHF2_swaplig_0_newlig_N1CCCN14_step2_1_3", + "tm_react__MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_CCCCH23_rev_step12_1_6", + "tm_react__MOR16_W4_Charge2_UHF2_swaplig_0_newlig_Fc1ccccc14_rev_step7_-2_3", + "tm_react__MOBH31_Zr4_Charge2_UHF0_swaplig_0_newlig_Cl0_rev_step8_2_1", + "tm_react__MOR5_Mn2_Charge1_UHF5_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step23_1_6", + "tm_react__MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_step0_2_3", + "tm_react__ROST24_Ca2_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step1_2_1", + "tm_react__ROST32_Pb4_Charge2_UHF0_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step9_-2_1", + "tm_react__MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CNCCCO5_rev_step1_1_5", + "tm_react__MOBH31_Sn2_Charge0_UHF0_swaplig_0_newlig_SeCN2_step9_0_1", + "tm_react__MOBH29_W4_Charge1_UHF2_swaplig_0_newlig_c1ccc2ccccc2c14_step9_1_3", + "tm_react__MOBH24_Sn2_Charge1_UHF0_swaplig_0_newlig_NCNS3_rev_step4_1_1", + "tm_react__MOR5_Tb3_Charge2_UHF6_swaplig_0_newlig_N1CCCN14_step14_2_7", + "tm_react__ROST23_Cd2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step0_2_1", + "tm_react__MOR26_Au3_Charge1_UHF2_swaplig_0_newlig_ONOO3_rev_step10_1_3", + "tm_react__MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_CCCO3_rev_step1_4_5", + "tm_react__MOBH31_W4_Charge2_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step18_2_3", + "tm_react__MOBH12_Pd4_Charge0_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step3_0_5", + "tm_react__ROST15_Eu3_Charge0_UHF6_swaplig_2_newlig_SC1NCCCN10_rev_step20_0_7", + "tm_react__ROST35_Rh3_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step20_-2_5", + "tm_react__MOBH5_Eu2_Charge1_UHF7_swaplig_1_newlig_CSC1_rev_step8_1_8", + "tm_react__MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_Clc1ccccc1CH27_rev_step9_1_6", + "tm_react__ROST35_La3_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step11_-2_1", + "tm_react__MOBH31_Ti2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step13_0_3", + "tm_react__ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_rev_step14_-2_4", + "tm_react__ROST33_Tl3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step15_-2_1", + "tm_react__MOR5_Au3_Charge2_UHF2_swaplig_2_newlig_NSc1ccccc1c1ccccc10_step15_2_3", + "tm_react__ROST16_Pd4_Charge0_UHF4_swaplig_0_newlig_ONO2_rev_step5_0_5", + "tm_react__ROST41_In3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step8_1_1", + "tm_react__MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step1_0_1", + "tm_react__ROST26_In3_Charge1_UHF0_swaplig_1_newlig_SeCN2_step12_1_1", + "tm_react__MOR37_Zr4_Charge4_UHF0_swaplig_0_newlig_CCCPCCCCCC3_rev_step3_4_1", + "tm_react__MOR40_V3Ir4_Charge0_UHF7_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step25_0_8", + "tm_react__ROST14_Bi3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step1_0_1", + "tm_react__MOR19_Ti3_Charge2_UHF1_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step13_2_2", + "tm_react__MOBH4_Ti2_Charge2_UHF2_swaplig_0_newlig_OClOOO4_step22_-2_3", + "tm_react__MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_step15_2_1", + "tm_react__ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step7_-1_6", + "tm_react__ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step38_0_1", + "tm_react__MOBH10_Li1V5_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step13_2_1", + "tm_react__ROST34_In3_Charge0_UHF0_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step7_0_1", + "tm_react__ROST1_Zr4_Charge1_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step11_1_1", + "tm_react__MOR11_Cd2_Charge0_UHF0_swaplig_1_newlig_Oc1ccccc1COO9_step24_0_1", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CSC1_rev_step13_0_1", + "tm_react__MOR9_La3_Charge2_UHF0_swaplig_1_newlig_ONOc1cccOcc1NOONOO7_rev_step4_2_1", + "tm_react__ROST15_Nd3_Charge0_UHF3_swaplig_1_newlig_CPCC1_step32_0_4", + "tm_react__MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step2_0_1", + "tm_react__MOBH33_Zn2_Charge1_UHF0_swaplig_2_newlig_CSOOO4_rev_step11_-1_1", + "tm_react__ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_FCFFSOOO7_rev_step3_-1_5", + "tm_react__ROST59_Pb4_Charge0_UHF0_swaplig_3_newlig_FCFCFFF1_rev_step13_0_1", + "tm_react__MOBH35_Co2_Charge2_UHF3_swaplig_0_newlig_SeCN2_rev_step7_2_4", + "tm_react__ROST31_Ca2_Charge2_UHF0_swaplig_0_newlig_CCCCH23_step8_-2_1", + "tm_react__ROST52_Dy3_Charge1_UHF5_swaplig_1_newlig_Brc1ccccc1COO9_rev_step0_-1_6", + "tm_react__ROST33_Re4_Charge1_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_-1_4", + "tm_react__MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_CNCCO4_rev_step24_3_1", + "tm_react__MOBH10_Rb1Nb5_Charge2_UHF0_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step10_2_1", + "tm_react__ROST14_Pm3_Charge0_UHF4_swaplig_2_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step7_0_5", + "tm_react__MOBH13_Sc3_Charge1_UHF0_swaplig_1_newlig_ClCClClCOO6_step12_1_1", + "tm_react__MOR27_W4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step29_2_3", + "tm_react__ROST34_V2_Charge1_UHF3_swaplig_0_newlig_NCNCN0_rev_step28_-1_4", + "tm_react__MOBH5_Pb2_Charge1_UHF0_swaplig_0_newlig_C1CCOC13_step6_1_1", + "tm_react__MOR39_Fe3Lu3_Charge4_UHF5_swaplig_0_newlig_Nc1ccncc14_rev_step0_4_6", + "tm_react__MOBH23_Os4_Charge1_UHF4_swaplig_0_newlig_COPOCOC2_step3_1_5", + "tm_react__MOBH32_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCPCCCCCC3_rev_step8_-1_8", + "tm_react__MOR11_Pd4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step1_2_5", + "tm_react__ROST34_Pt2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_step31_-1_3", + "tm_react__MOR5_Eu3_Charge2_UHF6_swaplig_2_newlig_CCNCSNCC4_step7_2_7", + "tm_react__MOR12_Bi3_Charge3_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step6_3_1", + "tm_react__MOR30_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_step36_2_3", + "tm_react__MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_N1CCNC13_step17_4_1", + "tm_react__MOR19_Lu3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step4_2_1", + "tm_react__MOBH31_Pb2_Charge0_UHF0_swaplig_0_newlig_CH30_rev_step8_0_1", + "tm_react__MOR20_V3_Charge2_UHF2_swaplig_1_newlig_CCOCC2_step9_2_3", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step42_2_3", + "tm_react__MOR26_Ce4_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step5_2_1", + "tm_react__MOR26_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_rev_step5_1_2", + "tm_react__MOBH29_Ce4_Charge1_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step14_1_1", + "tm_react__ROST41_Rh3_Charge1_UHF4_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step15_1_5", + "tm_react__MOR11_Cu2_Charge0_UHF1_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step27_0_2", + "tm_react__MOBH13_Al3_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_step8_1_1", + "tm_react__ROST31_Tl3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step11_-1_1", + "tm_react__MOR2_Nd3_Charge3_UHF3_swaplig_1_newlig_CNCCCO5_step1_3_4", + "tm_react__MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_O0_rev_step18_2_1", + "tm_react__MOBH4_V2_Charge2_UHF3_swaplig_0_newlig_CCCCO4_step5_-2_4", + "tm_react__MOR14_Mg2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_step30_0_1", + "tm_react__ROST52_Ru3_Charge1_UHF5_swaplig_1_newlig_CCCO3_rev_step2_-1_6", + "tm_react__MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step9_1_4", + "tm_react__MOBH7_Pm3_Charge2_UHF4_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step17_2_6", + "tm_react__MOR40_Co3Pb4_Charge0_UHF4_swaplig_0_newlig_F0_step9_0_5", + "tm_react__MOR12_Pb2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_step8_2_1", + "tm_react__ROST41_Pb2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step11_0_1", + "tm_react__ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CNCPONCCNCC4_step2_1_5", + "tm_react__MOBH24_Sn4_Charge3_UHF0_swaplig_0_newlig_C1CCOC13_step13_3_1", + "tm_react__MOR23a_Co3_Charge2_UHF4_swaplig_0_newlig_CNCCO4_rev_step4_2_5", + "tm_react__MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_FTeFFFFO6_step40_2_6", + "tm_react__MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step8_-1_1", + "tm_react__MOR39_Pr3Sc3_Charge4_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step8_4_3", + "tm_react__MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step31_2_1", + "tm_react__MOBH33_Cu2_Charge1_UHF1_swaplig_1_newlig_NCc1ccncc15_rev_step27_-1_2", + "tm_react__MOR24_Pm3_Charge1_UHF4_swaplig_1_newlig_CN1CCNC14_step6_-1_5", + "tm_react__MOBH31_Ba2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step3_0_1", + "tm_react__MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CNCSNC3_rev_step14_4_1", + "tm_react__MOR11_Pd0_Charge2_UHF0_swaplig_2_newlig_Oc1ccccc1COO9_step3_-2_1", + "tm_react__MOR7_Ti4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step1_4_1", + "tm_react__ROST53_Ir4_Charge0_UHF5_swaplig_0_newlig_NCNCN0_step3_0_6", + "tm_react__MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_SC1NCCN10_rev_step5_2_6", + "tm_react__MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_CN1CCCNCC1O8_rev_step2_2_6", + "tm_react__ROST34_Fe3_Charge0_UHF5_swaplig_0_newlig_CC1CCCCN16_step18_0_6", + "tm_react__ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_CSCO1_step34_0_1", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_0_newlig_NCNO3_step35_4_1", + "tm_react__MOR1_Ca2_Charge2_UHF0_swaplig_0_newlig_OC1_rev_step0_2_1", + "tm_react__MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_step18_1_5", + "tm_react__ROST40_Ni2_Charge0_UHF2_swaplig_0_newlig_COCCOC14_step28_0_3", + "tm_react__MOR14_Ni2_Charge0_UHF2_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_step69_0_3", + "tm_react__MOBH8_Gd3_Charge1_UHF7_swaplig_0_newlig_CN1CSeNc2ccccc123_step17_-1_8", + "tm_react__ROST21_Ce4_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_step4_2_1", + "tm_react__ROST14_Ce3_Charge0_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step18_0_2", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step55_2_1", + "tm_react__ROST40_In3_Charge1_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step2_1_1", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_0_newlig_CCOCC2_rev_step11_3_3", + "tm_react__MOR35_Re4_Charge4_UHF3_swaplig_1_newlig_NC1Nc2ccccc2S12_step10_4_4", + "tm_react__MOR19_Lu3_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_step7_2_1", + "tm_react__MOBH13_Ti4_Charge2_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step18_2_1", + "tm_react__MOR22_Ga3Eu3_Charge4_UHF6_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step18_4_7", + "tm_react__ROST59_Co3_Charge1_UHF4_swaplig_4_newlig_c1ccccc1Nc1ccccc16_rev_step10_-1_5", + "tm_react__MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_c1ccncc13_rev_step23_0_5", + "tm_react__MOBH15_Al3_Charge0_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step7_0_1", + "tm_react__MOR33_Ga3_Charge3_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step6_3_1", + "tm_react__MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_O0_rev_step27_1_1", + "tm_react__MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_CCCCH23_step18_0_5", + "tm_react__ROST26_Ga3_Charge1_UHF0_swaplig_1_newlig_Cl0_rev_step21_1_1", + "tm_react__MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CCCPCCCCCC3_step8_4_5", + "tm_react__MOR19_Pm3_Charge2_UHF4_swaplig_0_newlig_CSCO3_rev_step11_2_5", + "tm_react__MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_step46_1_6", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CC1CCCCN16_rev_step17_2_6", + "tm_react__MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step5_2_1", + "tm_react__ROST15_Tm3_Charge0_UHF2_swaplig_1_newlig_CNCCONCC4_step3_0_3", + "tm_react__MOR5_Ca2_Charge1_UHF0_swaplig_0_newlig_CNCSNC3_step13_1_1", + "tm_react__MOR13_Ir3_Charge2_UHF4_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step6_2_5", + "tm_react__MOR35_Sn4_Charge4_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step22_4_1", + "tm_react__MOR23_In3_Charge2_UHF0_swaplig_2_newlig_OCN2_step18_2_1", + "tm_react__MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step39_2_1", + "tm_react__MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccn16_rev_step8_2_3", + "tm_react__MOR23_Zr4_Charge3_UHF0_swaplig_2_newlig_CH2c1ccccc10_step10_3_1", + "tm_react__MOR7_Pt4_Charge4_UHF4_swaplig_0_newlig_Brc1cccnc15_rev_step11_4_5", + "tm_react__MOBH4_In3_Charge1_UHF0_swaplig_0_newlig_CCCCO4_rev_step22_-1_1", + "tm_react__MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_CSC1_rev_step14_-1_1", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step5_0_3", + "tm_react__MOBH34_Mn4_Charge2_UHF3_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step7_2_4", + "tm_react__MOR41_W4_Charge0_UHF2_swaplig_2_newlig_On1ccccc10_step18_0_4", + "tm_react__ROST15_Mg2_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step20_-1_1", + "tm_react__MOR31_Zn2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step9_0_1", + "tm_react__MOBH3_Ir4_Charge0_UHF5_swaplig_0_newlig_FBFFF0_step10_0_6", + "tm_react__MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_CN1CCCNC1ON5_step20_2_5", + "tm_react__MOBH28_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCO3_rev_step1_1_1", + "tm_react__MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_step42_4_1", + "tm_react__ROST15_Mg2_Charge1_UHF0_swaplig_1_newlig_CSC1_step31_-1_1", + "tm_react__MOR34_Tb3_Charge3_UHF6_swaplig_0_newlig_CCNO3_rev_step36_3_7", + "tm_react__ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_SCN2_step30_0_1", + "tm_react__ROST34_Mo4_Charge1_UHF2_swaplig_0_newlig_ONOO3_step33_1_3", + "tm_react__MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_SC1NCCN10_rev_step29_4_3", + "tm_react__MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_CPCC1_rev_step0_1_5", + "tm_react__ROST26_Lu3_Charge1_UHF0_swaplig_1_newlig_ONO2_step9_1_1", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_CC1NCCN12_rev_step1_0_3", + "tm_react__MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_SCN2_step9_2_5", + "tm_react__MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_F0_step24_2_1", + "tm_react__ROST34_Pr3_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step21_0_3", + "tm_react__ROST15_Y3_Charge0_UHF0_swaplig_1_newlig_CC1NCCN12_step11_0_1", + "tm_react__MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step17_1_5", + "tm_react__MOR34_Fe3_Charge3_UHF5_swaplig_0_newlig_CNCCCO5_rev_step1_3_6", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_2_newlig_CC1NCCN12_step8_4_1", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step29_0_1", + "tm_react__MOR12_Sr2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step7_2_1", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step33_2_6", + "tm_react__MOR20_Ce3_Charge2_UHF1_swaplig_2_newlig_ONO2_step3_2_2", + "tm_react__MOR28_Dy3_Charge1_UHF5_swaplig_0_newlig_CCCCH23_step23_1_6", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step32_0_1", + "tm_react__MOR40_Sm3V3_Charge1_UHF7_swaplig_0_newlig_OC1NSOOc2ccccc122_step11_-1_8", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step6_0_1", + "tm_react__MOR19_Pr3_Charge2_UHF2_swaplig_1_newlig_CNCPONCCNCC4_rev_step5_2_3", + "tm_react__MOR7_Os4_Charge4_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step9_4_5", + "tm_react__MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_Sc1ccccc10_step9_0_3", + "tm_react__MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_Sc1ccccc10_step8_0_4", + "tm_react__ROST34_Pb2_Charge1_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step26_-1_1", + "tm_react__MOR20_Pm3_Charge2_UHF4_swaplig_0_newlig_SC1NCCN10_step11_2_5", + "tm_react__MOR18_Rh3_Charge2_UHF4_swaplig_1_newlig_N1CNc2ccccc122_rev_step15_2_5", + "tm_react__ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_Cl0_rev_step9_-1_5", + "tm_react__ROST26_V3_Charge1_UHF2_swaplig_0_newlig_S1CCCC1c1ccccn1310_rev_step25_1_3", + "tm_react__MOR39_Pm3Sm3_Charge4_UHF9_swaplig_0_newlig_Cc1ccncc14_rev_step27_4_10", + "tm_react__MOBH28_Sm3_Charge2_UHF5_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step16_2_6", + "tm_react__ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_CH30_rev_step12_-1_5", + "tm_react__MOR19_Sn4_Charge3_UHF0_swaplig_0_newlig_CSCO1_rev_step16_3_1", + "tm_react__MOR21_Co3_Charge2_UHF4_swaplig_0_newlig_OSOOO3_step27_-2_5", + "tm_react__ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_CC1NCCN12_step6_2_1", + "tm_react__ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_Br0_step18_0_6", + "tm_react__MOBH35_Be2_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step6_2_1", + "tm_react__ROST14_Mg2_Charge1_UHF0_swaplig_2_newlig_CNCCNNCC4_step25_-1_1", + "tm_react__MOR28_Tb3_Charge1_UHF6_swaplig_0_newlig_ClCH21_step6_1_7", + "tm_react__MOBH26_Zn2_Charge0_UHF0_swaplig_3_newlig_COCO2_step5_0_1", + "tm_react__MOBH24_V2_Charge1_UHF3_swaplig_1_newlig_CN1CCNC14_step5_1_4", + "tm_react__MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step9_0_5", + "tm_react__MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_NCOc1cccnc17_rev_step9_4_6", + "tm_react__MOR33_Ga3_Charge3_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step25_3_1", + "tm_react__MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_CCCCCC5_step18_1_5", + "tm_react__MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_NCNCN0_rev_step19_0_6", + "tm_react__MOBH26_Pd2_Charge0_UHF2_swaplig_1_newlig_CC1CCNN1C4_step0_0_3", + "tm_react__MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CNCCO4_rev_step27_4_5", + "tm_react__ROST31_Ga3_Charge1_UHF0_swaplig_0_newlig_CO1_rev_step10_-1_1", + "tm_react__ROST16_Eu2_Charge2_UHF7_swaplig_0_newlig_BH3CN2_rev_step8_-2_8", + "tm_react__MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_CPCc1ccccc11_step5_0_1", + "tm_react__ROST41_Pb2_Charge0_UHF0_swaplig_0_newlig_COCCOC14_rev_step27_0_1", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step12_0_3", + "tm_react__MOR41_Hf4_Charge0_UHF0_swaplig_1_newlig_CCCN3_rev_step75_0_1", + "tm_react__MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccn16_rev_step12_3_1", + "tm_react__MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_CCc1ccccc10_step19_0_5", + "tm_react__MOR31_Be2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step18_0_1", + "tm_react__MOR19_Tc4_Charge3_UHF3_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step12_3_4", + "tm_react__MOBH9_Sm3_Charge1_UHF5_swaplig_0_newlig_O0_rev_step7_-1_6", + "tm_react__MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1_rev_step38_2_5", + "tm_react__MOBH10_Tl1Nb5_Charge2_UHF0_swaplig_1_newlig_CCCO3_step8_2_1", + "tm_react__MOR5_Os4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step30_3_5", + "tm_react__ROST26_Zn2_Charge0_UHF0_swaplig_1_newlig_CH30_step3_0_1", + "tm_react__ROST24_Hg1_Charge1_UHF1_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step12_1_2", + "tm_react__ROST41_Ir3_Charge1_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_step26_1_5", + "tm_react__MOBH32_Pd4_Charge1_UHF4_swaplig_0_newlig_Nc1ccccc10_rev_step6_1_5", + "tm_react__MOR41_Mn3_Charge1_UHF4_swaplig_0_newlig_NC1_step4_-1_5", + "tm_react__MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_CC1CCNN1C4_rev_step24_3_1", + "tm_react__MOBH29_Fe3_Charge0_UHF5_swaplig_1_newlig_FCFF1_rev_step12_0_6", + "tm_react__MOBH13_Ru4_Charge2_UHF4_swaplig_0_newlig_NCc1cccnc16_rev_step5_2_5", + "tm_react__MOBH28_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step6_1_3", + "tm_react__MOBH4_Cd2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step9_-2_1", + "tm_react__ROST14_Dy3_Charge0_UHF5_swaplig_1_newlig_OC1CCCCCN10_rev_step1_0_6", + "tm_react__MOR30_Os4_Charge2_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step17_2_5", + "tm_react__MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_S1CCNC13_rev_step2_4_5", + "tm_react__MOBH8_Bi3_Charge1_UHF0_swaplig_0_newlig_CSCO3_step3_-1_1", + "tm_react__ROST41_Ce4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step24_2_1", + "tm_react__MOR30_Sn2_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step5_0_1", + "tm_react__MOR21_Ga3_Charge2_UHF0_swaplig_0_newlig_N2c1ccccc10_rev_step6_-2_1", + "tm_react__MOR28_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCCCC5_step21_1_7", + "tm_react__MOBH33_Fe2_Charge1_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_rev_step9_-1_5", + "tm_react__MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step6_0_1", + "tm_react__MOR40_Rh3Tc4_Charge0_UHF7_swaplig_0_newlig_OCO2_rev_step26_0_8", + "tm_react__MOBH34_Pt4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step8_2_5", + "tm_react__MOR35_Ti3_Charge3_UHF1_swaplig_1_newlig_CO1_rev_step4_3_2", + "tm_react__MOR29_Pb4_Charge2_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step6_2_1", + "tm_react__MOBH11_Ta5_Charge2_UHF0_swaplig_0_newlig_O20_step10_2_1", + "tm_react__MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CNCCCO5_step16_0_5", + "tm_react__MOR40_Sc3Zr4_Charge0_UHF0_swaplig_1_newlig_CCCCO4_rev_step2_0_1", + "tm_react__MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step12_1_1", + "tm_react__MOR28_Pr3_Charge1_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step10_1_3", + "tm_react__MOR18_Tc4_Charge3_UHF3_swaplig_0_newlig_CN1CCNCC1Se7_step3_3_4", + "tm_react__ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_Cl0_step3_-1_1", + "tm_react__ROST24_Zn2_Charge2_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step1_2_1", + "tm_react__MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_CCO1_rev_step9_2_4", + "tm_react__MOBH15_Eu3_Charge0_UHF6_swaplig_0_newlig_SC1NCCCN10_rev_step22_0_7", + "tm_react__MOBH12_Ce4_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step4_0_1", + "tm_react__ROST33_Fe3_Charge2_UHF5_swaplig_0_newlig_OCN2_step4_-2_6", + "tm_react__MOBH12_Sn4_Charge0_UHF0_swaplig_2_newlig_O20_rev_step0_0_1", + "tm_react__ROST15_Ru3_Charge0_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step3_0_6", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_NCNCN0_step15_0_4", + "tm_react__ROST16_Pb4_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step9_0_1", + "tm_react__ROST26_Ti3_Charge1_UHF1_swaplig_1_newlig_OCN2_rev_step0_1_2", + "tm_react__MOR39_Ru3Al3_Charge4_UHF5_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step28_4_6", + "tm_react__MOR27_Pr3_Charge1_UHF2_swaplig_0_newlig_CCO1_rev_step5_1_3", + "tm_react__MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_OCN2_rev_step29_0_5", + "tm_react__MOR17_In3_Charge2_UHF0_swaplig_0_newlig_NH3CCOO4_step19_2_2", + "tm_react__MOBH26_Eu3_Charge1_UHF6_swaplig_0_newlig_c1ccncc13_step1_1_7", + "tm_react__MOR28_Pd4_Charge2_UHF4_swaplig_0_newlig_CC1CCCCN16_rev_step25_2_5", + "tm_react__MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_step8_2_5", + "tm_react__MOR26_Eu3_Charge1_UHF6_swaplig_0_newlig_CCOO3_rev_step2_1_7", + "tm_react__ROST59_Al3_Charge1_UHF0_swaplig_2_newlig_Clc1ccccc1CH27_rev_step5_-1_1", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_I0_step7_2_1", + "tm_react__MOR23a_Nd3_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step0_2_4", + "tm_react__MOBH29_Y3_Charge0_UHF0_swaplig_0_newlig_FCFF1_step3_0_1", + "tm_react__ROST15_Fe3_Charge0_UHF5_swaplig_0_newlig_Clc1ccccc1CH27_rev_step17_0_6", + "tm_react__MOR11_Mo4_Charge2_UHF2_swaplig_1_newlig_OC1NCCON1c1ccccc1c1ccccc16_step16_2_3", + "tm_react__MOBH23_Mo6_Charge3_UHF0_swaplig_0_newlig_SC1NCCCN10_step15_3_1", + "tm_react__MOBH10_Ag1Ta5_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step9_2_1", + "tm_react__MOBH5_Ni2_Charge1_UHF2_swaplig_0_newlig_NCc1ccncc15_step14_1_3", + "tm_react__ROST33_Yb3_Charge2_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step18_-2_2", + "tm_react__ROST59_Au3_Charge1_UHF2_swaplig_1_newlig_NCNS3_step4_-1_3", + "tm_react__ROST14_W6_Charge3_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step8_3_1", + "tm_react__ROST59_Re4_Charge0_UHF3_swaplig_2_newlig_SCN0_rev_step6_0_4", + "tm_react__MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_Fc1ccccc14_rev_step8_-1_1", + "tm_react__MOR40_Ir3Sc3_Charge1_UHF4_swaplig_0_newlig_CCCCH23_rev_step10_-1_5", + "tm_react__MOR12_Tb3_Charge3_UHF6_swaplig_1_newlig_CN1CCNC14_rev_step11_3_7", + "tm_react__MOBH28_Pm3_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_step9_2_5", + "tm_react__ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_SC1NCCCC10_step30_0_5", + "tm_react__ROST34_Pd2_Charge1_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step20_-1_3", + "tm_react__ROST16_Ce4_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step6_0_1", + "tm_react__MOBH5_Hf4_Charge3_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step1_3_1", + "tm_react__MOBH13_Fe3_Charge1_UHF5_swaplig_0_newlig_CNCCSNCC4_step14_1_6", + "tm_react__MOR33_Fe3_Charge3_UHF5_swaplig_0_newlig_CSCO3_rev_step13_3_6", + "tm_react__MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_S1CCNC13_step12_2_8", + "tm_react__MOBH25_Ca2_Charge1_UHF0_swaplig_1_newlig_CPCC1_rev_step6_1_1", + "tm_react__ROST52_In3_Charge1_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step11_-1_1", + "tm_react__MOBH25_Cr2_Charge1_UHF4_swaplig_1_newlig_CC1NCCN12_rev_step5_1_5", + "tm_react__MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_FCFFCOO6_rev_step18_2_1", + "tm_react__ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_step17_-1_5", + "tm_react__ROST52_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCCPNCCCCCCCC5_step7_-1_6", + "tm_react__MOR34_Ga3_Charge3_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step13_3_1", + "tm_react__ROST59_V3_Charge1_UHF2_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step1_-1_3", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_Sec1ccccc10_step88_0_3", + "tm_react__MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step6_0_3", + "tm_react__MOR35_Gd3_Charge3_UHF7_swaplig_0_newlig_N1CCNC13_step8_3_8", + "tm_react__MOBH4_Pt2_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step5_-2_3", + "tm_react__MOR12_Nd3_Charge3_UHF3_swaplig_1_newlig_CNCCN4_rev_step10_3_4", + "tm_react__MOR2_Mn2_Charge2_UHF5_swaplig_1_newlig_CC1NCCN12_rev_step0_2_6", + "tm_react__ROST53_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_rev_step11_0_1", + "tm_react__MOR19_Au3_Charge2_UHF2_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step18_2_3", + "tm_react__MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_CH2c1ccccc10_rev_step51_2_1", + "tm_react__ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step24_-2_5", + "tm_react__ROST29_Pm3_Charge0_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_step7_0_5", + "tm_react__ROST15_Mg2_Charge1_UHF0_swaplig_2_newlig_CSC1_step3_-1_1", + "tm_react__MOR1_Ba2_Charge2_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_rev_step4_2_1", + "tm_react__MOBH12_Hf4_Charge0_UHF0_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_rev_step12_0_1", + "tm_react__MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_CH30_step25_2_6", + "tm_react__MOBH28_Ga3_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_step5_2_1", + "tm_react__ROST35_Ga3_Charge2_UHF0_swaplig_0_newlig_Fc1ccccc14_rev_step6_-2_1", + "tm_react__MOR5_Ti4_Charge3_UHF0_swaplig_0_newlig_CCPCCCC2_step3_3_1", + "tm_react__MOR23a_Lu3_Charge2_UHF0_swaplig_2_newlig_OClOOO4_step8_2_1", + "tm_react__MOR41_Cr3_Charge1_UHF3_swaplig_2_newlig_Fc1cFcFcScFc1F7_rev_step1_-1_4", + "tm_react__MOR35_Rh3_Charge3_UHF4_swaplig_0_newlig_Nc1ccccn16_rev_step7_3_5", + "tm_react__ROST26_Gd3_Charge1_UHF7_swaplig_1_newlig_Br0_rev_step23_1_8", + "tm_react__MOR38_Ru4_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_rev_step12_4_5", + "tm_react__MOR39_V3Au3_Charge4_UHF4_swaplig_0_newlig_COPOCOC2_rev_step6_4_5", + "tm_react__ROST40_Pb4_Charge2_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step35_2_1", + "tm_react__MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_c1ccccc13_step8_0_1", + "tm_react__MOR33_Pm3_Charge3_UHF4_swaplig_0_newlig_c1ccncc13_rev_step29_3_5", + "tm_react__MOR24_Tm3_Charge1_UHF2_swaplig_1_newlig_CNCCN4_step4_-1_3", + "tm_react__MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_CCCO3_rev_step6_3_5", + "tm_react__MOBH15_Ga3_Charge0_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step11_0_1", + "tm_react__ROST52_Tb3_Charge1_UHF6_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step10_-1_7", + "tm_react__ROST37_Hf4_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step11_1_1", + "tm_react__ROST13_Bi3_Charge1_UHF0_swaplig_1_newlig_CCCO3_step31_1_1", + "tm_react__MOBH5_Fe3_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step0_2_6", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_step85_0_4", + "tm_react__ROST34_Au3_Charge0_UHF2_swaplig_0_newlig_SCN0_step25_0_3", + "tm_react__MOR27_Ce3_Charge1_UHF1_swaplig_0_newlig_Sc1ccccc10_rev_step18_1_2", + "tm_react__MOR41_Sc3_Charge1_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step5_-1_1", + "tm_react__ROST41_Co3_Charge1_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_rev_step41_1_5", + "tm_react__MOBH9_Ir3_Charge1_UHF4_swaplig_0_newlig_CN1CCCNC1ON5_step6_-1_5", + "tm_react__MOBH12_Zr4_Charge0_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step1_0_1", + "tm_react__MOR35_Pb4_Charge4_UHF0_swaplig_1_newlig_NH3CCOO4_step5_4_1", + "tm_react__ROST26_Cr3_Charge1_UHF3_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step22_1_4", + "tm_react__MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_SCN0_step10_2_6", + "tm_react__MOBH31_Ce4_Charge2_UHF0_swaplig_0_newlig_CCCCO4_rev_step18_2_1", + "tm_react__MOR23_Dy3_Charge2_UHF5_swaplig_0_newlig_CCNO3_step8_2_6", + "tm_react__ROST26_Sr2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc119_step2_0_1", + "tm_react__MOR28_W4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step21_2_3", + "tm_react__MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CC1NCCN12_rev_step30_4_5", + "tm_react__MOBH13_Pm3_Charge1_UHF4_swaplig_1_newlig_CSiCC1_rev_step23_1_5", + "tm_react__MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_OClOOO4_rev_step11_0_5", + "tm_react__MOR5_Ru4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step43_3_5", + "tm_react__MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_CCCCO4_step23_0_3", + "tm_react__ROST14_Ir3_Charge0_UHF4_swaplig_1_newlig_NCOc1cccnc17_rev_step1_0_5", + "tm_react__MOR34_Pb4_Charge4_UHF0_swaplig_1_newlig_NCNS3_step7_4_1", + "tm_react__MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_SCN0_step35_0_1", + "tm_react__ROST45_Ir4_Charge2_UHF5_swaplig_0_newlig_c1ccccc13_rev_step8_2_6", + "tm_react__ROST13_Tl3_Charge1_UHF0_swaplig_1_newlig_CCCO3_step23_1_1", + "tm_react__MOR1_Pd2_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_rev_step3_2_3", + "tm_react__MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step22_1_1", + "tm_react__MOR28_Ce3_Charge1_UHF1_swaplig_0_newlig_CH30_rev_step13_1_2", + "tm_react__MOBH33_Ir4_Charge1_UHF5_swaplig_1_newlig_CSCO1_step13_1_6", + "tm_react__MOR34_Ru4_Charge4_UHF4_swaplig_1_newlig_SC1NCCCC10_rev_step16_4_5", + "tm_react__MOR28_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step9_1_3", + "tm_react__MOR33_Yb3_Charge3_UHF1_swaplig_0_newlig_NCNS3_step17_3_2", + "tm_react__MOR41_Gd3_Charge1_UHF7_swaplig_1_newlig_NC1Nc2ccccc2S12_step22_-1_8", + "tm_react__MOBH4_Fe3_Charge1_UHF5_swaplig_0_newlig_I0_rev_step26_-1_6", + "tm_react__MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step16_0_5", + "tm_react__MOBH25_Fe2_Charge1_UHF4_swaplig_1_newlig_CCCO3_rev_step6_1_5", + "tm_react__ROST40_Ru4_Charge2_UHF4_swaplig_0_newlig_CPCCCPCC15_rev_step1_2_5", + "tm_react__MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step19_1_1", + "tm_react__MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_step7_2_5", + "tm_react__MOBH17_Mo4_Charge4_UHF2_swaplig_0_newlig_O0_rev_step25_4_3", + "tm_react__MOR31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step24_2_3", + "tm_react__MOR40_Cr3Pd4_Charge0_UHF7_swaplig_0_newlig_NCNCN0_rev_step19_0_8", + "tm_react__MOR31_W4_Charge2_UHF2_swaplig_0_newlig_BH3CN2_step8_2_3", + "tm_react__MOBH27_Sc3_Charge2_UHF0_swaplig_0_newlig_CN1CSeNc2ccccc123_step8_2_2", + "tm_react__MOR5_La3_Charge2_UHF0_swaplig_2_newlig_N0_rev_step32_2_1", + "tm_react__MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step24_2_5", + "tm_react__MOR5_V3_Charge2_UHF2_swaplig_1_newlig_Clc1cccnc15_step0_2_3", + "tm_react__MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_rev_step2_-1_1", + "tm_react__MOBH5_Sc3_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step7_2_1", + "tm_react__MOBH13_Lu3_Charge1_UHF0_swaplig_1_newlig_OCN2_step36_1_1", + "tm_react__MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_FCFF1_rev_step4_0_1", + "tm_react__MOBH12_Ce4_Charge0_UHF0_swaplig_1_newlig_CSC1_step13_0_1", + "tm_react__ROST37_Sc3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step9_0_1", + "tm_react__MOR23a_Sc3_Charge2_UHF0_swaplig_0_newlig_CNCSNC3_rev_step17_2_1", + "tm_react__MOBH26_Gd3_Charge1_UHF7_swaplig_0_newlig_CCN2_step3_1_8", + "tm_react__MOBH4_Nd3_Charge1_UHF3_swaplig_0_newlig_ONO2_rev_step8_-1_4", + "tm_react__MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Fc1ccccc14_step10_1_1", + "tm_react__MOBH28_Ti3_Charge2_UHF1_swaplig_0_newlig_CSiCCCC5_step5_2_2", + "tm_react__MOR5_Pd2_Charge1_UHF2_swaplig_2_newlig_CO1_rev_step0_1_3", + "tm_react__MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_Clc1ccccc1CH27_rev_step18_1_3", + "tm_react__ROST41_Sc3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step15_1_1", + "tm_react__ROST34_Fe2_Charge1_UHF4_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step18_-1_5", + "tm_react__ROST34_Ti4_Charge1_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step34_1_1", + "tm_react__MOR19_Pm3_Charge2_UHF4_swaplig_1_newlig_SC1NCCN10_step1_2_5", + "tm_react__MOR26_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step23_2_4", + "tm_react__MOR21_Ti3_Charge2_UHF1_swaplig_0_newlig_OSOOO3_step53_-2_2", + "tm_react__MOR19_Sn4_Charge3_UHF0_swaplig_0_newlig_CNCNO4_rev_step7_3_1", + "tm_react__ROST40_Pt4_Charge2_UHF4_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step6_2_5", + "tm_react__MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_step27_2_1", + "tm_react__MOBH28_Sr2_Charge1_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step25_1_1", + "tm_react__MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_N0_step10_1_1", + "tm_react__MOBH26_Eu2_Charge0_UHF7_swaplig_1_newlig_NSc1ccccc1c1ccccc10_rev_step3_0_8", + "tm_react__MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_step16_2_4", + "tm_react__MOBH4_Mo4_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_rev_step8_0_3", + "tm_react__MOR7_Pb4_Charge4_UHF0_swaplig_0_newlig_NCc1ccccc10_step6_4_1", + "tm_react__ROST41_Ir4_Charge2_UHF5_swaplig_0_newlig_NNCNS04_step18_2_6", + "tm_react__MOR41_Ce3_Charge1_UHF1_swaplig_0_newlig_CCCCH23_rev_step8_-1_2", + "tm_react__MOBH4_Zr4_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step11_0_1", + "tm_react__ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step0_2_1", + "tm_react__MOR23a_La3_Charge2_UHF0_swaplig_0_newlig_O0_step14_2_1", + "tm_react__MOBH13_Bi3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step9_1_1", + "tm_react__MOR26_In3_Charge1_UHF0_swaplig_0_newlig_ONO2_rev_step1_1_1", + "tm_react__ROST22_Ce4_Charge1_UHF0_swaplig_0_newlig_SC1NCCCN10_step7_1_1", + "tm_react__MOR20_Pm3_Charge2_UHF4_swaplig_1_newlig_CSCO1_rev_step5_2_5", + "tm_react__MOR12_Ti3_Charge3_UHF1_swaplig_1_newlig_CCNO3_rev_step16_3_2", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_I0_step72_2_5", + "tm_react__MOR11_Cd2_Charge0_UHF0_swaplig_2_newlig_NC1_step4_0_1", + "tm_react__MOR19_W4_Charge3_UHF2_swaplig_0_newlig_CPCc1ccccc11_rev_step28_3_3", + "tm_react__MOR30_V2_Charge0_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_step11_0_4", + "tm_react__MOBH19_V2_Charge2_UHF3_swaplig_0_newlig_CNCCN4_rev_step22_2_4", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_rev_step12_2_4", + "tm_react__MOR28_Hf4_Charge2_UHF0_swaplig_0_newlig_CSiCCCC5_step30_2_1", + "tm_react__MOR18_Pm3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step26_2_5", + "tm_react__MOBH11_Ta5_Charge2_UHF0_swaplig_0_newlig_Se20_step49_2_1", + "tm_react__MOBH29_Co3_Charge0_UHF4_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step0_0_5", + "tm_react__MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step13_2_3", + "tm_react__MOR37_Ru4_Charge4_UHF4_swaplig_0_newlig_CO1_rev_step28_4_5", + "tm_react__MOR41_Lu3_Charge1_UHF0_swaplig_2_newlig_Cc1ccccc1SOOO10_step31_-1_1", + "tm_react__MOR29_Sn4_Charge2_UHF0_swaplig_0_newlig_Fc1ccccc14_step26_2_1", + "tm_react__MOR31_Ca2_Charge0_UHF0_swaplig_0_newlig_OCN2_step9_0_1", + "tm_react__MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_C1CCOC13_step4_-1_2", + "tm_react__MOR7_Pb4_Charge4_UHF0_swaplig_1_newlig_SC1NCCCC10_step4_4_1", + "tm_react__MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_CCNCCCOc1cccnc111_step12_-1_2", + "tm_react__MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_N1CNc2ccccc122_rev_step16_2_4", + "tm_react__MOBH28_Pd4_Charge3_UHF4_swaplig_0_newlig_SeCN2_step20_3_5", + "tm_react__ROST26_Cr3_Charge1_UHF3_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step10_1_4", + "tm_react__MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step7_2_1", + "tm_react__MOBH30_Zr4_Charge2_UHF0_swaplig_0_newlig_Cc1ccccn1NSiCCC67_rev_step3_2_1", + "tm_react__ROST32_Ti4_Charge2_UHF0_swaplig_1_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step18_-2_1", + "tm_react__MOR34_V3_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step21_3_3", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step6_2_3", + "tm_react__ROST53_Pt4_Charge0_UHF4_swaplig_0_newlig_SCN0_rev_step22_0_5", + "tm_react__MOR11_Zr4_Charge2_UHF0_swaplig_1_newlig_Fc1cFcFcOcFc1F7_step2_2_1", + "tm_react__ROST34_Pr3_Charge0_UHF2_swaplig_0_newlig_CCCc1ccccCCCc1O12_step11_0_3", + "tm_react__MOBH30_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step24_2_4", + "tm_react__MOR41_Os4_Charge0_UHF4_swaplig_1_newlig_CSCO3_rev_step23_0_5", + "tm_react__MOR18_Ga3_Charge2_UHF0_swaplig_2_newlig_c1ccc2ccccc2c14_step0_2_1", + "tm_react__MOR39_Cr3Lu3_Charge4_UHF3_swaplig_0_newlig_S1CCNC13_rev_step5_4_4", + "tm_react__MOR24_Nd3_Charge1_UHF3_swaplig_1_newlig_CNCCNNCC4_rev_step2_-1_4", + "tm_react__ROST32_W4_Charge2_UHF2_swaplig_1_newlig_CCOO3_rev_step2_-2_3", + "tm_react__MOR11_Cu2_Charge0_UHF1_swaplig_2_newlig_SCN2_rev_step11_0_2", + "tm_react__ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_CCNCSNCC4_step12_-1_3", + "tm_react__MOR5_Y3_Charge2_UHF0_swaplig_2_newlig_C1CCOC13_rev_step15_2_1", + "tm_react__MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_BH3CN2_rev_step18_2_5", + "tm_react__MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step20_0_1", + "tm_react__MOR35_Bi3_Charge3_UHF0_swaplig_0_newlig_CNCNO4_rev_step7_3_1", + "tm_react__MOBH13_Mn3_Charge1_UHF4_swaplig_0_newlig_Nc1ccccc10_step8_1_5", + "tm_react__MOBH10_Au1V5_Charge2_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step12_2_1", + "tm_react__MOBH33_Ru4_Charge1_UHF4_swaplig_1_newlig_CN1CCNCC1Se7_step14_1_5", + "tm_react__MOR30_Sn2_Charge0_UHF0_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step18_0_1", + "tm_react__MOR22_Sc3Rh3_Charge4_UHF4_swaplig_1_newlig_CCNCSNCC4_rev_step0_4_5", + "tm_react__MOR20_In3_Charge2_UHF0_swaplig_2_newlig_Fc1ccccc14_rev_step10_2_1", + "tm_react__ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CSCO3_rev_step27_1_1", + "tm_react__ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_I0_step16_-1_5", + "tm_react__MOR20_Sm3_Charge2_UHF5_swaplig_0_newlig_NCNO3_rev_step11_2_6", + "tm_react__MOBH24_Fe2_Charge1_UHF4_swaplig_0_newlig_CNCCN4_step10_1_5", + "tm_react__MOBH28_Mn3_Charge2_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_step7_2_5", + "tm_react__MOBH34_Os4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step17_2_5", + "tm_react__MOR20_Sn4_Charge3_UHF0_swaplig_1_newlig_CNCCCO5_rev_step8_3_1", + "tm_react__ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step15_1_1", + "tm_react__ROST35_Fe3_Charge2_UHF5_swaplig_0_newlig_Sc1ccccc10_rev_step10_-2_6", + "tm_react__ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_CNCCNNCC4_step6_2_5", + "tm_react__MOR20_Ir3_Charge2_UHF4_swaplig_2_newlig_ClCClCOO5_step16_2_5", + "tm_react__ROST34_Ir4_Charge1_UHF5_swaplig_0_newlig_CCCO3_rev_step31_1_6", + "tm_react__MOR28_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step10_2_1", + "tm_react__MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_COCO2_rev_step32_1_5", + "tm_react__MOBH12_W4_Charge0_UHF2_swaplig_0_newlig_CCCCO4_rev_step19_0_3", + "tm_react__ROST31_Lu3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step15_-1_1", + "tm_react__MOR41_Ce3_Charge1_UHF1_swaplig_1_newlig_NCNS3_rev_step36_-1_2", + "tm_react__ROST26_In3_Charge1_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_rev_step6_1_1", + "tm_react__MOR31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step22_2_3", + "tm_react__MOR3_Pb2_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_rev_step8_2_1", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step17_2_5", + "tm_react__ROST16_Zr4_Charge0_UHF0_swaplig_0_newlig_ClCH21_step15_0_1", + "tm_react__MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step6_1_1", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_SCN2_step81_0_4", + "tm_react__ROST13_Pb2_Charge0_UHF0_swaplig_1_newlig_CCCO3_rev_step22_0_1", + "tm_react__MOR34_Pm3_Charge3_UHF4_swaplig_0_newlig_CCCO3_rev_step47_3_5", + "tm_react__ROST15_Sc3_Charge0_UHF0_swaplig_2_newlig_CSC1_rev_step9_0_1", + "tm_react__MOR33_Gd3_Charge3_UHF7_swaplig_1_newlig_OC1CCCCCN10_step16_3_8", + "tm_react__MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step12_1_5", + "tm_react__MOR39_Ho3Au3_Charge4_UHF6_swaplig_0_newlig_S1CCNC13_rev_step10_4_7", + "tm_react__MOBH10_Cs1V5_Charge2_UHF0_swaplig_1_newlig_OCO2_step19_2_1", + "tm_react__ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_CNHCCc1ccccc19_step2_0_6", + "tm_react__MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_FCFFSOOO7_rev_step6_2_1", + "tm_react__MOR27_Tb3_Charge1_UHF6_swaplig_0_newlig_CCO1_rev_step5_1_7", + "tm_react__ROST1_Ru4_Charge1_UHF4_swaplig_0_newlig_NC1_step9_1_5", + "tm_react__ROST26_Ti2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step26_0_3", + "tm_react__MOR31_Hf4_Charge2_UHF0_swaplig_0_newlig_BH3CN2_rev_step20_2_1", + "tm_react__MOBH25_Cr2_Charge1_UHF4_swaplig_1_newlig_SC1NCCN10_step1_1_5", + "tm_react__MOR18_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCCO5_step2_2_7", + "tm_react__MOBH4_Ni2_Charge2_UHF2_swaplig_0_newlig_On1ccccc10_step15_-2_4", + "tm_react__MOBH9_Er3_Charge1_UHF3_swaplig_0_newlig_CNCNO4_step25_-1_4", + "tm_react__MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step3_0_6", + "tm_react__MOR35_Tl3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step24_3_1", + "tm_react__ROST29_Ga3_Charge0_UHF0_swaplig_0_newlig_SCN0_step12_0_1", + "tm_react__MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_1_6", + "tm_react__MOR40_Sc3Pb2_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step18_-2_1", + "tm_react__MOBH9_La3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccc10_step10_-1_1", + "tm_react__MOR30_V2_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step7_0_4", + "tm_react__MOR8_Au3_Charge2_UHF2_swaplig_1_newlig_CNCCO4_rev_step2_2_3", + "tm_react__ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_NCCN03_step15_1_8", + "tm_react__ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CPCCO4_rev_step12_1_5", + "tm_react__MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_rev_step25_0_2", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_CH2c1ccccc10_step50_0_1", + "tm_react__ROST16_Pd2_Charge2_UHF2_swaplig_0_newlig_Sc1ccccc10_step6_-2_3", + "tm_react__MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_SC1NCCCN10_rev_step0_-1_6", + "tm_react__MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_step11_-2_3", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step49_0_1", + "tm_react__MOBH17_Eu2_Charge2_UHF7_swaplig_0_newlig_NCNO3_rev_step8_2_8", + "tm_react__MOBH4_Co2_Charge2_UHF3_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step2_-2_4", + "tm_react__MOR35_Ce3_Charge3_UHF1_swaplig_1_newlig_NCc1ccncc15_step5_3_2", + "tm_react__ROST34_Re4_Charge1_UHF3_swaplig_0_newlig_OCOc1ccccc12_step3_1_4", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCCO4_rev_step19_2_6", + "tm_react__MOR20_Ru3_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step0_2_6", + "tm_react__MOBH29_Ce3_Charge0_UHF1_swaplig_0_newlig_FTeFFFFO6_step20_0_2", + "tm_react__MOR18_Yb3_Charge2_UHF1_swaplig_0_newlig_CNHCCc1ccccc19_rev_step33_2_2", + "tm_react__MOR6_Yb3_Charge3_UHF1_swaplig_1_newlig_N1CCNC13_rev_step6_3_2", + "tm_react__MOBH13_Pd4_Charge2_UHF4_swaplig_1_newlig_CCCCH23_rev_step6_2_5", + "tm_react__MOR41_Sn4_Charge0_UHF0_swaplig_1_newlig_OC1_rev_step55_0_1", + "tm_react__MOBH33_Sn2_Charge1_UHF0_swaplig_0_newlig_O0_step7_-1_1", + "tm_react__MOR37_W4_Charge4_UHF2_swaplig_0_newlig_SC1NCCN10_rev_step6_4_3", + "tm_react__ROST24_Hg2_Charge2_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step1_2_1", + "tm_react__ROST15_Mn3_Charge0_UHF4_swaplig_2_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step8_0_5", + "tm_react__ROST13_Sm3_Charge1_UHF5_swaplig_1_newlig_NCNO3_rev_step10_1_6", + "tm_react__MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_CC1CCCCN16_step14_1_2", + "tm_react__MOBH35_Ca2_Charge2_UHF0_swaplig_0_newlig_ONOO3_step7_2_1", + "tm_react__MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_O0_rev_step22_-1_1", + "tm_react__MOR41_Y3_Charge1_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step32_-1_1", + "tm_react__MOR33_Al3_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step14_3_1", + "tm_react__MOR35_Pt4_Charge4_UHF4_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step2_4_5", + "tm_react__MOR2_Dy3_Charge3_UHF5_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step7_3_6", + "tm_react__MOR18_Bi3_Charge2_UHF0_swaplig_2_newlig_c1ccccc13_step14_2_1", + "tm_react__MOR28_W4_Charge2_UHF2_swaplig_0_newlig_CH30_step46_2_3", + "tm_react__MOR5_Ti2_Charge1_UHF2_swaplig_2_newlig_CCPCCCC2_step8_1_3", + "tm_react__MOR6_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step13_2_3", + "tm_react__ROST13_Cd2_Charge0_UHF0_swaplig_1_newlig_NH3CCOO4_step7_0_1", + "tm_react__MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_rev_step27_0_2", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step14_0_1", + "tm_react__MOR14_Be2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step27_0_1", + "tm_react__MOBH33_Pt4_Charge1_UHF4_swaplig_2_newlig_CSOOO4_step4_1_5", + "tm_react__MOBH12_Hf4_Charge0_UHF0_swaplig_1_newlig_CSC1_rev_step8_0_1", + "tm_react__MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_FCFCFFF1_step4_2_2", + "tm_react__MOBH31_V2_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc1NOO2_step13_0_4", + "tm_react__MOBH32_Ce4_Charge1_UHF0_swaplig_0_newlig_OC1_step16_1_1", + "tm_react__MOR1_Ca2_Charge2_UHF0_swaplig_1_newlig_N0_rev_step10_2_1", + "tm_react__MOR9_Y3_Charge2_UHF0_swaplig_0_newlig_CSC1_step10_2_1", + "tm_react__MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_CCCO3_step28_2_6", + "tm_react__ROST23_Ca2_Charge2_UHF0_swaplig_0_newlig_COCONN35_rev_step3_2_1", + "tm_react__MOBH14_Eu3_Charge2_UHF6_swaplig_1_newlig_Br0_step16_2_8", + "tm_react__MOR19_Ir3_Charge2_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step15_2_5", + "tm_react__ROST13_Y3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_step19_1_1", + "tm_react__MOR39_Y3Ir3_Charge4_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step12_4_5", + "tm_react__MOR35_Eu3_Charge3_UHF6_swaplig_0_newlig_NCc1ccncc15_step20_3_7", + "tm_react__MOR30_W4_Charge2_UHF2_swaplig_0_newlig_Tec1ccccc10_step7_2_3", + "tm_react__ROST41_Ir4_Charge2_UHF5_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step21_2_6", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_rev_step17_1_2", + "tm_react__MOR37_Ir4_Charge4_UHF5_swaplig_0_newlig_CSCO1_rev_step29_4_6", + "tm_react__MOR18_Ho3_Charge2_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step24_2_5", + "tm_react__MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step6_2_5", + "tm_react__MOR33_In3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step15_3_1", + "tm_react__ROST59_Gd3_Charge1_UHF7_swaplig_4_newlig_CCCO3_rev_step13_-1_8", + "tm_react__ROST35_Cr3_Charge2_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_step4_-2_4", + "tm_react__MOR23_Bi3_Charge2_UHF0_swaplig_1_newlig_CCPCCCC2_rev_step15_2_1", + "tm_react__MOR12_Gd3_Charge3_UHF7_swaplig_0_newlig_NCc1cccnc16_rev_step7_3_8", + "tm_react__MOR31_Ru4_Charge2_UHF4_swaplig_0_newlig_F0_step32_2_5", + "tm_react__ROST59_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_rev_step9_-1_6", + "tm_react__MOR41_Ce3_Charge1_UHF1_swaplig_1_newlig_CN1CCNC1S6_step80_-1_2", + "tm_react__MOBH25_Cd2_Charge1_UHF0_swaplig_1_newlig_NCc1ccncc15_step8_1_1", + "tm_react__MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_FTeFFFFO6_step13_0_5", + "tm_react__MOR39_Au3Rh3_Charge4_UHF6_swaplig_0_newlig_NCNS3_step37_4_7", + "tm_react__ROST26_Lu3_Charge1_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_step7_1_1", + "tm_react__MOBH15_Ru3_Charge0_UHF5_swaplig_0_newlig_OC1CCCCCN10_rev_step10_0_6", + "tm_react__MOBH28_Rh3_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step14_2_5", + "tm_react__MOBH29_Tc4_Charge1_UHF3_swaplig_1_newlig_Br0_step1_1_4", + "tm_react__MOBH12_Re4_Charge0_UHF3_swaplig_1_newlig_CN1CCNCC1Se7_rev_step6_0_4", + "tm_react__MOBH5_Zn2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step14_1_1", + "tm_react__MOBH5_Os4_Charge3_UHF4_swaplig_1_newlig_Nc1ccccc10_step0_3_5", + "tm_react__MOR23a_Lu3_Charge2_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step3_2_1", + "tm_react__MOBH15_Ho3_Charge0_UHF4_swaplig_0_newlig_O0_rev_step48_0_5", + "tm_react__MOR3_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step2_2_3", + "tm_react__ROST26_Pt2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_step13_0_3", + "tm_react__ROST40_Co2_Charge0_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step22_0_4", + "tm_react__MOR5_V2_Charge1_UHF3_swaplig_2_newlig_NCc1ccncc15_rev_step16_1_4", + "tm_react__MOBH29_Tl3_Charge0_UHF0_swaplig_0_newlig_ClCH21_step18_0_1", + "tm_react__MOBH9_Ba2_Charge2_UHF0_swaplig_0_newlig_NCOc1cccnc17_step9_-2_1", + "tm_react__ROST31_In3_Charge1_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step9_-1_1", + "tm_react__MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_CSOOO4_step7_2_1", + "tm_react__MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_rev_step4_2_1", + "tm_react__ROST15_Zn2_Charge1_UHF0_swaplig_1_newlig_CNCCO4_step4_-1_1", + "tm_react__ROST15_Dy3_Charge0_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step13_0_6", + "tm_react__MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step11_1_5", + "tm_react__MOR38_Ir4_Charge4_UHF5_swaplig_0_newlig_CCPCCCC2_rev_step25_4_6", + "tm_react__MOBH12_Os4_Charge0_UHF4_swaplig_0_newlig_CSOOO4_rev_step8_0_5", + "tm_react__MOBH10_Na1Ta5_Charge2_UHF0_swaplig_1_newlig_CSiCCCC5_rev_step6_2_1", + "tm_react__MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_FTeFFFFO6_step13_0_3", + "tm_react__MOR40_Sc3Pt2_Charge2_UHF2_swaplig_1_newlig_OS1ONCOc2ccccc125_step23_-2_3", + "tm_react__MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step40_1_1", + "tm_react__MOBH15_Tl3_Charge0_UHF0_swaplig_0_newlig_N1CCCN14_rev_step3_0_1", + "tm_react__ROST1_Ce3_Charge0_UHF1_swaplig_0_newlig_Br0_step4_0_2", + "tm_react__ROST14_W6_Charge3_UHF0_swaplig_1_newlig_CN1CCNC14_step16_3_1", + "tm_react__MOR21_Mn3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step6_-2_5", + "tm_react__MOR23a_Ru4_Charge3_UHF4_swaplig_2_newlig_CSOOO4_rev_step14_3_5", + "tm_react__MOR39_Ru3Mn3_Charge4_UHF9_swaplig_0_newlig_SC1NCCN10_step28_4_10", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_NCOc1ccncc16_step27_0_1", + "tm_react__MOR23a_Ce3_Charge2_UHF1_swaplig_2_newlig_ClCH21_step2_2_2", + "tm_react__MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step8_2_1", + "tm_react__MOBH33_Pd2_Charge1_UHF2_swaplig_2_newlig_OC1NSOOc2ccccc122_step5_-1_3", + "tm_react__MOR34_Ce4_Charge4_UHF0_swaplig_0_newlig_CSCO3_step20_4_1", + "tm_react__ROST41_Cu2_Charge0_UHF1_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step17_0_2", + "tm_react__MOR19_Ru3_Charge2_UHF5_swaplig_0_newlig_c1ccncc13_rev_step28_2_6", + "tm_react__ROST5_Sn2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step9_2_1", + "tm_react__MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_rev_step31_-1_1", + "tm_react__MOBH12_V4_Charge0_UHF1_swaplig_1_newlig_OC1_step11_0_2", + "tm_react__MOR9_Sc3_Charge2_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step7_2_1", + "tm_react__ROST1_Ba2_Charge1_UHF0_swaplig_0_newlig_I0_rev_step12_-1_1", + "tm_react__MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step6_3_1", + "tm_react__MOR35_Ru3_Charge3_UHF5_swaplig_0_newlig_NCOc1ccncc16_step12_3_6", + "tm_react__MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step16_2_5", + "tm_react__MOBH4_V3_Charge1_UHF2_swaplig_0_newlig_CCO1_rev_step18_-1_3", + "tm_react__MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step1_3_6", + "tm_react__MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_CSCO1_step16_0_1", + "tm_react__MOR40_Tl3Ca2_Charge2_UHF0_swaplig_0_newlig_Cl0_rev_step10_-2_1", + "tm_react__MOR27_Tm3_Charge1_UHF2_swaplig_0_newlig_CH2c1ccccc10_step39_1_3", + "tm_react__MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step39_2_1", + "tm_react__MOR41_Pd4_Charge0_UHF4_swaplig_1_newlig_COPOCOC2_rev_step25_0_5", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_Nc1ccccc10_step31_0_1", + "tm_react__MOR18_Ce4_Charge3_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step41_3_1", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_ONOO3_step0_0_3", + "tm_react__MOBH29_Ce4_Charge1_UHF0_swaplig_1_newlig_CCCCOSiSOCCCCOCCCC6_step6_1_1", + "tm_react__MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step28_4_1", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_rev_step7_0_1", + "tm_react__ROST52_Tl3_Charge1_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_step5_-1_1", + "tm_react__MOR21_Ru3_Charge2_UHF5_swaplig_0_newlig_CCCCN24_step12_-2_6", + "tm_react__MOR34_Ce3_Charge3_UHF1_swaplig_1_newlig_NCc1cccnc16_rev_step30_3_2", + "tm_react__MOR28_La3_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step26_1_1", + "tm_react__ROST26_Mn3_Charge1_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step11_1_5", + "tm_react__ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step40_0_3", + "tm_react__ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_OClOOO4_step35_-1_5", + "tm_react__ROST5_Mn2_Charge2_UHF5_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step0_2_6", + "tm_react__MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step23_-1_1", + "tm_react__ROST34_Zn2_Charge1_UHF0_swaplig_0_newlig_ClCClClCOO6_step7_-1_1", + "tm_react__MOR19_In3_Charge2_UHF0_swaplig_2_newlig_BH3CN2_step10_2_1", + "tm_react__MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step13_0_1", + "tm_react__ROST14_Sc3_Charge0_UHF0_swaplig_0_newlig_c1ccccc13_rev_step8_0_1", + "tm_react__MOBH25_Ce4_Charge3_UHF0_swaplig_1_newlig_CNCNO4_step17_3_1", + "tm_react__MOR2_Lu3_Charge3_UHF0_swaplig_0_newlig_CNCCONCC4_rev_step4_3_1", + "tm_react__MOBH17_Pt4_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_rev_step46_4_5", + "tm_react__MOR6_Ga3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step15_3_1", + "tm_react__MOR39_Lu3Tm3_Charge4_UHF2_swaplig_0_newlig_CCCN3_step0_4_3", + "tm_react__MOBH14_V4_Charge3_UHF1_swaplig_1_newlig_FCFF1_step6_3_3", + "tm_react__ROST29_V4_Charge1_UHF1_swaplig_0_newlig_CCCCO4_step9_1_2", + "tm_react__MOR26_La3_Charge1_UHF0_swaplig_0_newlig_COCO2_rev_step4_1_1", + "tm_react__MOBH3_Ru3_Charge1_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_6", + "tm_react__MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step4_0_6", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_1_newlig_CSC1_rev_step3_1_1", + "tm_react__MOR18_La3_Charge2_UHF0_swaplig_0_newlig_CCO2_step15_2_1", + "tm_react__ROST40_W4_Charge2_UHF2_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step4_2_3", + "tm_react__MOR21_Ru3_Charge2_UHF5_swaplig_0_newlig_C2CCc1ccccc1c1ccccc10_step17_-2_6", + "tm_react__ROST37_Os4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step11_1_5", + "tm_react__ROST15_Cu2_Charge1_UHF1_swaplig_2_newlig_NCNO3_step2_-1_2", + "tm_react__ROST32_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFF1_step19_-2_1", + "tm_react__MOR23_Au3_Charge2_UHF2_swaplig_2_newlig_BH3CN2_step18_2_3", + "tm_react__MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step15_-1_1", + "tm_react__MOR13_Ce3_Charge2_UHF1_swaplig_0_newlig_NCCCN04_rev_step16_2_2", + "tm_react__MOR35_Zr4_Charge4_UHF0_swaplig_0_newlig_O0_step27_4_1", + "tm_react__MOR18_Sn4_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step19_3_1", + "tm_react__ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_NCc1ccccc10_step0_1_5", + "tm_react__MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_c1ccccc13_rev_step10_1_1", + "tm_react__MOBH17_Pd0_Charge0_UHF0_swaplig_0_newlig_CNCPONCCNCC4_step10_0_1", + "tm_react__MOR23a_Tb3_Charge2_UHF6_swaplig_1_newlig_CNCCNNCC4_step5_2_7", + "tm_react__MOR12_Eu2_Charge2_UHF7_swaplig_1_newlig_NCOc1cccnc17_step10_2_8", + "tm_react__MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_CNCSNC3_rev_step40_2_4", + "tm_react__MOR38_W4_Charge4_UHF2_swaplig_0_newlig_NCNS3_rev_step3_4_3", + "tm_react__MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_Brc1cccnc15_rev_step1_4_1", + "tm_react__MOR33_Ir3_Charge3_UHF4_swaplig_1_newlig_OC1CCCCCN10_rev_step8_3_5", + "tm_react__ROST14_In3_Charge0_UHF0_swaplig_2_newlig_NCNO3_rev_step16_0_1", + "tm_react__ROST24_Mg2_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step9_2_1", + "tm_react__MOBH17_Fe2_Charge2_UHF4_swaplig_0_newlig_CSCO3_rev_step21_2_5", + "tm_react__ROST14_Ni2_Charge1_UHF2_swaplig_2_newlig_SC1NCCCN10_rev_step14_-1_3", + "tm_react__MOBH27_Rh3_Charge2_UHF4_swaplig_1_newlig_CCN2_step3_2_6", + "tm_react__ROST14_Pb2_Charge1_UHF0_swaplig_1_newlig_CSC1_step19_-1_1", + "tm_react__MOR29_W4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step9_2_3", + "tm_react__MOR22_Rh3Sm3_Charge4_UHF9_swaplig_0_newlig_SeCN2_rev_step2_4_10", + "tm_react__MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_CSiCCO4_step3_3_1", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step52_0_4", + "tm_react__MOR41_Pt4_Charge0_UHF4_swaplig_1_newlig_CPCCO4_rev_step28_0_5", + "tm_react__ROST29_Pb2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step0_-1_1", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_2_5", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step52_0_1", + "tm_react__MOR3_Ni2_Charge2_UHF2_swaplig_0_newlig_CCCO3_rev_step10_2_3", + "tm_react__MOR33_La3_Charge3_UHF0_swaplig_0_newlig_CNCCNNCC4_step3_3_1", + "tm_react__MOBH24_Pb2_Charge1_UHF0_swaplig_0_newlig_NCNO3_step14_1_1", + "tm_react__MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_COCO2_step4_0_4", + "tm_react__MOR40_Pr3Pt2_Charge2_UHF4_swaplig_1_newlig_CNCCc1ccccc19_step6_-2_5", + "tm_react__MOBH29_In3_Charge0_UHF0_swaplig_1_newlig_SeCN2_rev_step8_0_1", + "tm_react__MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_CN1CCNC1S6_step25_2_5", + "tm_react__MOBH26_Ga3_Charge1_UHF0_swaplig_2_newlig_CCCCO4_step0_1_1", + "tm_react__ROST45_Ce4_Charge2_UHF0_swaplig_1_newlig_CCOCC2_rev_step11_2_1", + "tm_react__MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_Sec1ccccc10_rev_step4_1_6", + "tm_react__MOBH31_Cu2_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step15_0_2", + "tm_react__MOR11_Zr4_Charge2_UHF0_swaplig_1_newlig_CCCO3_step28_2_1", + "tm_react__ROST41_Sn2_Charge0_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_step17_0_1", + "tm_react__MOR18_Ir3_Charge2_UHF4_swaplig_1_newlig_NCOc1cccnc17_step10_2_5", + "tm_react__MOR21_La3_Charge2_UHF0_swaplig_1_newlig_CSiCCSiSiCCCSiCCC4_step10_-2_1", + "tm_react__MOR35_In3_Charge3_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step17_3_1", + "tm_react__ROST40_Dy3_Charge1_UHF5_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step10_1_6", + "tm_react__MOBH28_Ba2_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step24_1_1", + "tm_react__MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_step33_0_1", + "tm_react__MOR35_Tm3_Charge3_UHF2_swaplig_1_newlig_N1CCCN14_rev_step27_3_3", + "tm_react__ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_O0_rev_step11_2_6", + "tm_react__MOR34_Ru3_Charge3_UHF5_swaplig_0_newlig_NCNS3_rev_step41_3_6", + "tm_react__MOBH9_Ru3_Charge1_UHF5_swaplig_0_newlig_NCOc1cccnc17_step10_-1_6", + "tm_react__MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_Cl0_rev_step19_1_1", + "tm_react__MOR35_W4_Charge4_UHF2_swaplig_1_newlig_CCNO3_rev_step42_4_3", + "tm_react__MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_NCNO3_rev_step7_2_6", + "tm_react__MOR37_Ce4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step13_4_1", + "tm_react__MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step16_2_1", + "tm_react__MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_CH30_rev_step3_0_3", + "tm_react__MOBH19_Zr4_Charge4_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step35_4_1", + "tm_react__MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_step18_3_1", + "tm_react__ROST34_Pd4_Charge1_UHF4_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_step19_1_5", + "tm_react__MOR24_Tl3_Charge1_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step2_-1_1", + "tm_react__MOBH29_Ce4_Charge1_UHF0_swaplig_1_newlig_CNCCc1ccccc19_step1_1_1", + "tm_react__MOR9_Ho3_Charge2_UHF4_swaplig_0_newlig_CNCCCO5_step9_2_5", + "tm_react__MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_CNCCc1ccccc19_step11_1_5", + "tm_react__MOR20_Os4_Charge3_UHF4_swaplig_0_newlig_CPCCO4_step6_3_5", + "tm_react__MOBH26_Sn2_Charge0_UHF0_swaplig_3_newlig_O1BOc2ccccc121_rev_step0_0_1", + "tm_react__ROST34_Mn3_Charge0_UHF4_swaplig_0_newlig_ONO2_step30_0_5", + "tm_react__ROST41_Lu3_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_rev_step15_1_1", + "tm_react__MOBH32_Ti2_Charge1_UHF2_swaplig_0_newlig_CNCCNNCC4_step10_-1_3", + "tm_react__MOBH17_Hg2_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step24_2_1", + "tm_react__MOR40_La3Os4_Charge0_UHF4_swaplig_1_newlig_ONOO3_step32_0_5", + "tm_react__MOR5_Ga3_Charge2_UHF0_swaplig_2_newlig_CNHCCc1ccccc19_rev_step16_2_1", + "tm_react__MOR21_Y3_Charge2_UHF0_swaplig_1_newlig_CCc1ccccc10_step34_-2_1", + "tm_react__MOBH10_Au1Ta5_Charge2_UHF0_swaplig_0_newlig_OCN2_step6_2_1", + "tm_react__MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_SCN0_rev_step3_0_5", + "tm_react__ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_step2_-1_1", + "tm_react__ROST33_Zr4_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step9_-1_1", + "tm_react__ROST41_Sn4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step20_2_1", + "tm_react__MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCSNC3_step0_2_7", + "tm_react__MOR22_Ir3Ga3_Charge4_UHF4_swaplig_0_newlig_SCN2_step0_4_5", + "tm_react__MOR5_Yb3_Charge2_UHF1_swaplig_1_newlig_Nc1ccccc10_rev_step3_2_2", + "tm_react__ROST34_Bi3_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step0_0_1", + "tm_react__ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_CNCCc1ccccc19_rev_step10_0_6", + "tm_react__MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_S1CCNC13_step2_3_5", + "tm_react__MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Sc1ccccc10_step27_1_1", + "tm_react__ROST31_Pr3_Charge1_UHF2_swaplig_0_newlig_OCO2_rev_step11_-1_3", + "tm_react__ROST40_Hf4_Charge2_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step17_2_1", + "tm_react__MOBH34_Sr2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step1_0_1", + "tm_react__MOR5_Co2_Charge1_UHF3_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step29_1_4", + "tm_react__MOBH3_Pm3_Charge1_UHF4_swaplig_0_newlig_CC1COBOC1CC4_step10_-1_5", + "tm_react__ROST1_Hf4_Charge1_UHF0_swaplig_0_newlig_CSiCCO4_step3_1_1", + "tm_react__MOR39_Bi3Ga3_Charge4_UHF0_swaplig_0_newlig_O0_step49_4_1", + "tm_react__ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step0_0_1", + "tm_react__MOBH35_Pb2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step5_2_1", + "tm_react__ROST15_Bi3_Charge0_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step31_0_1", + "tm_react__ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_Br0_step3_-1_4", + "tm_react__MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_CSCO3_step0_-1_2", + "tm_react__MOR2_Cr2_Charge2_UHF4_swaplig_0_newlig_OC1_step4_2_5", + "tm_react__ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_CNCCO4_step8_2_5", + "tm_react__MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_CSCO1_rev_step15_4_5", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step5_4_5", + "tm_react__MOBH29_Er3_Charge0_UHF3_swaplig_0_newlig_CCCO3_rev_step1_0_4", + "tm_react__MOR11_Os4_Charge2_UHF4_swaplig_2_newlig_Tec1ccccc10_step3_2_5", + "tm_react__MOBH25_V2_Charge1_UHF3_swaplig_0_newlig_CO1_rev_step12_1_4", + "tm_react__MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_ClCH21_step31_0_8", + "tm_react__MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step12_0_1", + "tm_react__MOR12_Dy3_Charge3_UHF5_swaplig_0_newlig_CNCNO4_rev_step10_3_6", + "tm_react__MOBH4_Rh3_Charge1_UHF4_swaplig_0_newlig_FCFF1_step6_-1_5", + "tm_react__ROST31_Cr2_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step5_-2_5", + "tm_react__MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step10_2_1", + "tm_react__ROST16_V3_Charge1_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_3", + "tm_react__ROST20_Sn4_Charge2_UHF0_swaplig_0_newlig_CNCCN4_step15_2_1", + "tm_react__MOR10_Cr3_Charge2_UHF3_swaplig_0_newlig_CNCCNNCC4_step0_2_4", + "tm_react__MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step35_2_1", + "tm_react__MOR30_Zr4_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step20_2_1", + "tm_react__ROST29_La3_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step3_0_1", + "tm_react__MOR34_Ir4_Charge4_UHF5_swaplig_1_newlig_OC1CCCCCN10_rev_step36_4_6", + "tm_react__ROST15_Fe2_Charge1_UHF4_swaplig_2_newlig_OC1_rev_step17_-1_5", + "tm_react__MOBH34_Sn2_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step16_0_1", + "tm_react__MOR23a_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_step5_3_5", + "tm_react__MOBH31_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step17_0_1", + "tm_react__MOBH3_Zr4_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step12_0_1", + "tm_react__MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step19_0_1", + "tm_react__MOR34_Eu3_Charge3_UHF6_swaplig_0_newlig_NCNS3_step17_3_7", + "tm_react__ROST34_Pt4_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step33_1_5", + "tm_react__MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_NC1_step31_1_4", + "tm_react__MOBH17_Re4_Charge4_UHF3_swaplig_0_newlig_C1CCOC13_rev_step47_4_4", + "tm_react__MOBH15_Cr3_Charge0_UHF3_swaplig_0_newlig_CCO2_rev_step2_0_4", + "tm_react__ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_Nc1ccncc14_step26_-1_3", + "tm_react__MOBH31_Zn2_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step16_0_1", + "tm_react__ROST41_Co2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step7_0_4", + "tm_react__MOBH25_Pb4_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_step0_3_1", + "tm_react__MOR8_La3_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_step1_2_1", + "tm_react__ROST15_Cr3_Charge0_UHF3_swaplig_0_newlig_Br0_step11_0_4", + "tm_react__MOBH33_Cd2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step5_-1_1", + "tm_react__ROST34_Be2_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step36_-1_1", + "tm_react__MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step19_1_1", + "tm_react__MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_COCO2_step11_1_3", + "tm_react__MOBH4_Dy3_Charge1_UHF5_swaplig_0_newlig_CCOCFFFCFFF2_step7_-1_6", + "tm_react__MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step27_1_4", + "tm_react__MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_O0_rev_step40_2_5", + "tm_react__MOR26_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCCCC5_step14_1_6", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step38_0_4", + "tm_react__ROST13_In3_Charge1_UHF0_swaplig_1_newlig_CSCO3_step13_1_1", + "tm_react__MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step34_4_3", + "tm_react__ROST45_Sn4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step0_2_1", + "tm_react__MOR27_Pt4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_rev_step11_2_5", + "tm_react__MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step26_4_5", + "tm_react__MOBH13_Sc3_Charge1_UHF0_swaplig_1_newlig_SCN2_step18_1_1", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_CCOO3_rev_step13_1_1", + "tm_react__MOR19_Ti4_Charge3_UHF0_swaplig_1_newlig_CSCO3_step11_3_1", + "tm_react__MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step1_0_3", + "tm_react__ROST40_Tl3_Charge1_UHF0_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step12_1_1", + "tm_react__ROST34_Tm3_Charge0_UHF2_swaplig_0_newlig_Cl0_step24_0_3", + "tm_react__MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_CCO2_rev_step2_3_3", + "tm_react__MOR27_Sc3_Charge1_UHF0_swaplig_0_newlig_FCFCFFF1_step28_1_1", + "tm_react__MOR12_Dy3_Charge3_UHF5_swaplig_0_newlig_CPCCO4_step9_3_6", + "tm_react__ROST14_Ni2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_rev_step10_-1_3", + "tm_react__MOBH3_Mn3_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_rev_step1_-1_5", + "tm_react__MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_Clc1ccccc1CH27_step8_-1_1", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step22_0_1", + "tm_react__ROST15_Cd2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step0_-1_1", + "tm_react__MOR34_Eu3_Charge3_UHF6_swaplig_1_newlig_NN1NCNN14_step7_3_7", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step18_2_5", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_CSOOO4_rev_step5_0_3", + "tm_react__MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_step53_2_3", + "tm_react__MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step16_2_1", + "tm_react__ROST59_Ti4_Charge0_UHF0_swaplig_3_newlig_CCCCO4_rev_step1_0_1", + "tm_react__ROST29_Pt4_Charge1_UHF4_swaplig_0_newlig_FBFFF0_rev_step6_1_5", + "tm_react__MOR26_Dy3_Charge1_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step16_1_6", + "tm_react__MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_CCCCPNCCCCCCCC5_step13_0_8", + "tm_react__MOR27_V4_Charge2_UHF1_swaplig_0_newlig_CSiCCCH24_step3_2_2", + "tm_react__ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_step14_-1_6", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_C1N2CN3CN1CNC2C31_step34_0_1", + "tm_react__MOBH3_Mn2_Charge2_UHF5_swaplig_0_newlig_OCN2_step14_-2_6", + "tm_react__MOR22_Bi3Ga3_Charge4_UHF0_swaplig_0_newlig_FCFFCOO6_step14_4_1", + "tm_react__ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_CSOOO4_rev_step4_-2_6", + "tm_react__MOBH26_Ti2_Charge0_UHF2_swaplig_3_newlig_OCOc1ccccc12_step0_0_3", + "tm_react__MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step2_2_3", + "tm_react__MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_NN1NCNN14_step17_3_5", + "tm_react__ROST32_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step4_-2_4", + "tm_react__MOBH28_Er3_Charge2_UHF3_swaplig_0_newlig_CO1_step38_2_4", + "tm_react__MOBH33_Eu2_Charge1_UHF7_swaplig_0_newlig_CCOCC2_rev_step15_-1_8", + "tm_react__MOBH19_Zr4_Charge4_UHF0_swaplig_0_newlig_CCN2_rev_step23_4_1", + "tm_react__ROST32_Zr4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step17_-2_1", + "tm_react__MOR33_Tb3_Charge3_UHF6_swaplig_0_newlig_CNCNO4_step20_3_7", + "tm_react__MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_c1ccccc13_rev_step17_2_4", + "tm_react__MOBH4_Ce3_Charge1_UHF1_swaplig_0_newlig_ClCClClCOO6_step14_-1_2", + "tm_react__MOR27_Ru3_Charge1_UHF5_swaplig_0_newlig_CSiCCCC5_rev_step16_1_6", + "tm_react__MOBH33_Pd2_Charge1_UHF2_swaplig_2_newlig_c1ccccc1Nc1ccccc16_step2_-1_3", + "tm_react__MOR33_Er3_Charge3_UHF3_swaplig_0_newlig_NCNO3_rev_step31_3_4", + "tm_react__MOBH13_Yb3_Charge1_UHF1_swaplig_1_newlig_FTeFFFFO6_step6_1_2", + "tm_react__ROST34_Pm3_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step15_0_5", + "tm_react__MOBH24_Zn2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC1S6_step10_1_1", + "tm_react__MOBH35_Sn2_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_step11_2_1", + "tm_react__MOR34_Tb3_Charge3_UHF6_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step19_3_7", + "tm_react__ROST13_Mn2_Charge0_UHF5_swaplig_0_newlig_OCc1ccccn107_step2_0_6", + "tm_react__MOR11_Eu2_Charge0_UHF7_swaplig_2_newlig_OS1ONCOc2ccccc125_step18_0_8", + "tm_react__ROST37_Pd4_Charge1_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_step1_1_5", + "tm_react__ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_OCO2_step27_1_1", + "tm_react__MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step0_0_1", + "tm_react__MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_FBFFF0_rev_step5_0_3", + "tm_react__ROST29_Y3_Charge0_UHF0_swaplig_0_newlig_CH2c1ccccc10_step12_0_1", + "tm_react__ROST24_V2_Charge2_UHF3_swaplig_0_newlig_COCONN35_rev_step5_2_4", + "tm_react__MOR2_Pt2_Charge2_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step0_2_3", + "tm_react__ROST40_Ru4_Charge2_UHF4_swaplig_0_newlig_NNCNS04_rev_step9_2_5", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_N1CCNC13_rev_step0_4_1", + "tm_react__ROST29_Rh3_Charge0_UHF4_swaplig_0_newlig_I0_step4_0_5", + "tm_react__MOR1_Ga3_Charge3_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_step6_3_1", + "tm_react__MOR23_Nd3_Charge2_UHF3_swaplig_0_newlig_NCNO3_step13_2_4", + "tm_react__MOBH25_Ru4_Charge3_UHF4_swaplig_1_newlig_CNCSNC3_rev_step10_3_5", + "tm_react__MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step41_2_1", + "tm_react__MOR29_Ce4_Charge2_UHF0_swaplig_0_newlig_OCO2_step3_2_1", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step60_0_1", + "tm_react__MOBH4_Al3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step5_-1_1", + "tm_react__MOR11_Re4_Charge2_UHF3_swaplig_1_newlig_ONOO3_rev_step11_2_4", + "tm_react__MOR7_Pt4_Charge4_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_step5_4_5", + "tm_react__MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_I0_rev_step10_0_3", + "tm_react__ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_c1cccnc1c1ccccn1411_step10_0_3", + "tm_react__MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_Clc1ccccc1COO9_rev_step5_-2_5", + "tm_react__MOBH17_Pd0_Charge0_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step5_0_1", + "tm_react__MOBH4_Ir4_Charge0_UHF5_swaplig_0_newlig_ClCClCOO5_rev_step3_0_6", + "tm_react__MOR14_Ti2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_rev_step3_0_3", + "tm_react__MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_OS1ONCOc2ccccc125_step8_2_5", + "tm_react__MOR33_Re4_Charge4_UHF3_swaplig_0_newlig_CO1_step1_4_4", + "tm_react__MOBH24_Tc4_Charge3_UHF3_swaplig_1_newlig_CN1CCNC14_rev_step11_3_4", + "tm_react__ROST20_Pb4_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_step9_2_1", + "tm_react__MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_CNCCONCC4_rev_step1_-1_4", + "tm_react__MOR33_Bi3_Charge3_UHF0_swaplig_0_newlig_CNCNO4_step26_3_1", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_step22_1_2", + "tm_react__MOR33_Ru3_Charge3_UHF5_swaplig_0_newlig_CN1CCNC14_rev_step35_3_6", + "tm_react__MOR20_Ru3_Charge2_UHF5_swaplig_0_newlig_NCNS3_step27_2_6", + "tm_react__MOR34_Dy3_Charge3_UHF5_swaplig_0_newlig_CN1CCNC14_step19_3_6", + "tm_react__MOR35_Ga3_Charge3_UHF0_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_3_1", + "tm_react__MOR41_Ir3_Charge1_UHF4_swaplig_1_newlig_O0_rev_step34_-1_5", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step4_2_4", + "tm_react__MOBH3_Pd2_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step7_-2_3", + "tm_react__MOR23_Rh3_Charge2_UHF4_swaplig_2_newlig_O1BOc2ccccc121_step18_2_5", + "tm_react__MOBH10_Tl1V5_Charge2_UHF0_swaplig_1_newlig_FCFFSOOO7_step4_2_1", + "tm_react__ROST15_Yb3_Charge0_UHF1_swaplig_2_newlig_Cc1ccncc14_rev_step11_0_2", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step29_2_4", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_step14_0_3", + "tm_react__MOR35_Hf4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step19_4_1", + "tm_react__ROST16_Ce4_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step15_0_1", + "tm_react__ROST20_Pb4_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_rev_step9_2_1", + "tm_react__MOR2_Co3_Charge3_UHF4_swaplig_0_newlig_CPCCO4_rev_step0_3_5", + "tm_react__MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step10_2_5", + "tm_react__MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_FCFF1_step7_0_3", + "tm_react__MOBH26_Tm3_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step3_1_3", + "tm_react__MOBH19_Sr2_Charge2_UHF0_swaplig_0_newlig_O0_step9_2_1", + "tm_react__MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_Tec1ccccc10_step35_1_4", + "tm_react__MOBH31_Eu2_Charge0_UHF7_swaplig_0_newlig_ClCClCOO5_step10_0_8", + "tm_react__MOBH35_Ca2_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step1_2_1", + "tm_react__ROST59_Tm3_Charge1_UHF2_swaplig_3_newlig_Clc1ccccc1CH27_rev_step6_-1_3", + "tm_react__MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step53_0_1", + "tm_react__MOBH32_Mo4_Charge1_UHF2_swaplig_0_newlig_CNCCCO5_step4_1_3", + "tm_react__MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCO3_step20_1_7", + "tm_react__MOR20_Mn3_Charge2_UHF4_swaplig_2_newlig_Sec1ccccc10_step4_2_5", + "tm_react__MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step6_1_5", + "tm_react__MOBH15_Gd3_Charge0_UHF7_swaplig_0_newlig_CNCCCO5_step13_0_8", + "tm_react__MOBH24_Tc4_Charge3_UHF3_swaplig_1_newlig_NCc1ccncc15_step10_3_4", + "tm_react__MOBH24_Be2_Charge1_UHF0_swaplig_0_newlig_CNCNO4_rev_step3_1_1", + "tm_react__ROST16_Ti2_Charge2_UHF2_swaplig_0_newlig_ClCH21_rev_step1_-2_3", + "tm_react__MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_CCOO3_step33_2_5", + "tm_react__ROST16_Pd4_Charge0_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step12_0_5", + "tm_react__MOBH3_Au3_Charge1_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_step5_-1_3", + "tm_react__MOR10_Ti3_Charge2_UHF1_swaplig_0_newlig_S1CCNC13_step2_2_2", + "tm_react__MOBH13_Ga3_Charge1_UHF0_swaplig_1_newlig_CCCCO4_step16_1_1", + "tm_react__MOR11_Cu2_Charge0_UHF1_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step8_0_2", + "tm_react__MOBH32_Pd4_Charge1_UHF4_swaplig_0_newlig_CN1CCCNCC1O8_rev_step13_1_5", + "tm_react__MOR27_Sm3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step47_1_6", + "tm_react__MOR34_Zr4_Charge4_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step22_4_1", + "tm_react__MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step11_0_6", + "tm_react__MOBH31_Cu2_Charge0_UHF1_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step3_0_2", + "tm_react__MOR35_Ce3_Charge3_UHF1_swaplig_0_newlig_CCCO3_step11_3_2", + "tm_react__ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_SCN0_rev_step4_-2_5", + "tm_react__MOR12_Al3_Charge3_UHF0_swaplig_0_newlig_CNCSNC3_step24_3_1", + "tm_react__MOR2_Cd2_Charge2_UHF0_swaplig_0_newlig_NH3CCOO4_step3_2_1", + "tm_react__MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step8_0_1", + "tm_react__MOR5_Ru4_Charge3_UHF4_swaplig_1_newlig_CCCN3_rev_step43_3_5", + "tm_react__ROST22_Pt4_Charge1_UHF4_swaplig_0_newlig_Clc1cccnc15_step14_1_5", + "tm_react__MOBH4_Yb3_Charge1_UHF1_swaplig_0_newlig_OC1CCCON16_step3_-1_2", + "tm_react__MOR33_Mn3_Charge3_UHF4_swaplig_1_newlig_SC1NCCN10_step7_3_5", + "tm_react__MOBH28_Zr4_Charge3_UHF0_swaplig_0_newlig_NCNCN0_rev_step6_3_1", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CCCN3_step26_2_1", + "tm_react__MOBH24_Ni2_Charge1_UHF2_swaplig_1_newlig_NCc1cccnc16_step11_1_3", + "tm_react__MOR17_Co3_Charge2_UHF4_swaplig_1_newlig_On1ccccc10_rev_step21_2_5", + "tm_react__MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step3_1_5", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_step69_0_3", + "tm_react__MOBH30_Mn2_Charge0_UHF5_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step10_0_6", + "tm_react__MOBH29_Os4_Charge1_UHF4_swaplig_0_newlig_NCNCN0_step3_1_5", + "tm_react__MOR19_Ho3_Charge2_UHF4_swaplig_1_newlig_NH3CCOO4_rev_step3_2_5", + "tm_react__ROST15_Hg2_Charge1_UHF0_swaplig_2_newlig_SC1NCCCC10_rev_step27_-1_1", + "tm_react__ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step12_2_4", + "tm_react__ROST15_Yb3_Charge0_UHF1_swaplig_0_newlig_NC1_step13_0_2", + "tm_react__MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_OC1CCCCCN10_rev_step2_4_1", + "tm_react__MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_OC1CCCCCN10_step16_-1_1", + "tm_react__MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_rev_step0_-1_3", + "tm_react__MOR22_Ir3In3_Charge4_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step19_4_5", + "tm_react__MOR41_Re4_Charge0_UHF3_swaplig_1_newlig_N0_step19_0_4", + "tm_react__MOBH14_Ce4_Charge3_UHF0_swaplig_1_newlig_Oc1ccccc1COO9_step19_3_2", + "tm_react__ROST26_W6_Charge4_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step23_4_1", + "tm_react__MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step29_1_1", + "tm_react__MOR11_Pb4_Charge2_UHF0_swaplig_2_newlig_CH30_rev_step4_2_1", + "tm_react__MOBH32_Mn4_Charge1_UHF3_swaplig_0_newlig_SC1NCCCC10_step13_1_4", + "tm_react__MOR34_Yb3_Charge3_UHF1_swaplig_0_newlig_CCN2_step28_3_2", + "tm_react__MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_step9_1_1", + "tm_react__MOBH10_Na1V5_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_step9_2_1", + "tm_react__MOR23_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCSNCC4_rev_step13_2_7", + "tm_react__ROST53_Sn4_Charge0_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step7_0_1", + "tm_react__ROST40_Cr3_Charge1_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step9_1_4", + "tm_react__MOR26_Au3_Charge1_UHF2_swaplig_0_newlig_BH3CN2_rev_step10_1_3", + "tm_react__MOR23_Ga3_Charge2_UHF0_swaplig_0_newlig_OC1CCCCCN10_step3_2_1", + "tm_react__MOR2_Tb3_Charge3_UHF6_swaplig_1_newlig_N1CNc2ccccc122_rev_step4_3_7", + "tm_react__ROST26_Fe2_Charge0_UHF4_swaplig_1_newlig_Cl0_rev_step7_0_5", + "tm_react__MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_FCFF1_step14_1_6", + "tm_react__MOR34_Os4_Charge4_UHF4_swaplig_0_newlig_CNCCSNCC4_rev_step23_4_5", + "tm_react__MOR3_Ti2_Charge2_UHF2_swaplig_0_newlig_NCNS3_rev_step9_2_3", + "tm_react__MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step9_0_1", + "tm_react__MOR33_Nd3_Charge3_UHF3_swaplig_0_newlig_CCN2_step17_3_4", + "tm_react__ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_N0_step9_1_5", + "tm_react__MOR20_Ru4_Charge3_UHF4_swaplig_1_newlig_NCOc1ccncc16_rev_step5_3_5", + "tm_react__MOR35_Tc4_Charge4_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step22_4_4", + "tm_react__MOR19_Sm3_Charge2_UHF5_swaplig_0_newlig_NCc1cccnc16_step14_2_6", + "tm_react__MOR14_Mn2_Charge0_UHF5_swaplig_0_newlig_Clc1ccClc2cccnc2c1O912_step43_0_6", + "tm_react__MOR34_Tm3_Charge3_UHF2_swaplig_0_newlig_N0_rev_step22_3_3", + "tm_react__MOR9_Tb3_Charge2_UHF6_swaplig_1_newlig_F0_step5_2_7", + "tm_react__ROST31_Pb2_Charge2_UHF0_swaplig_0_newlig_F0_step9_-2_1", + "tm_react__MOR12_Cu2_Charge2_UHF1_swaplig_0_newlig_NCc1ccncc15_rev_step20_2_2", + "tm_react__MOR31_Eu2_Charge0_UHF7_swaplig_0_newlig_On1ccccc10_step27_0_9", + "tm_react__MOR19_Ga3_Charge2_UHF0_swaplig_0_newlig_CCO2_rev_step3_2_1", + "tm_react__MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_Sec1ccccc10_rev_step19_0_8", + "tm_react__ROST24_Pb2_Charge2_UHF0_swaplig_0_newlig_NNCNS04_step6_2_1", + "tm_react__ROST52_Mn3_Charge1_UHF4_swaplig_1_newlig_FBFFF0_rev_step1_-1_5", + "tm_react__MOR23_Pr3_Charge2_UHF2_swaplig_1_newlig_CPCc1ccccc11_step19_2_3", + "tm_react__MOR1_Ga3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step7_3_1", + "tm_react__MOR2_Y3_Charge3_UHF0_swaplig_0_newlig_CPCC1_step5_3_1", + "tm_react__MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step32_0_3", + "tm_react__MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_COCO2_step4_0_1", + "tm_react__MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_S1CCNC13_step14_2_5", + "tm_react__ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_OCN2_rev_step20_1_1", + "tm_react__MOBH33_Pt2_Charge1_UHF2_swaplig_0_newlig_Nc1ccncc14_rev_step8_-1_3", + "tm_react__ROST14_Bi3_Charge0_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step10_0_1", + "tm_react__ROST14_Ti3_Charge0_UHF1_swaplig_0_newlig_CC1CCCCN16_rev_step11_0_2", + "tm_react__MOR20_Au3_Charge2_UHF2_swaplig_2_newlig_CCc1ccccc10_step21_2_3", + "tm_react__ROST45_V4_Charge2_UHF1_swaplig_0_newlig_ClCClClCOO6_rev_step3_2_2", + "tm_react__ROST24_Ti2_Charge2_UHF2_swaplig_0_newlig_COCONN35_step18_2_3", + "tm_react__MOR18_Pt4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step14_3_5", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CCPCCCC2_rev_step22_2_3", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_step3_1_2", + "tm_react__MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_SCN2_step7_0_4", + "tm_react__ROST20_Pd4_Charge2_UHF4_swaplig_0_newlig_Brc1cccnc15_step4_2_5", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step29_0_1", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_Nc1ccccc10_step19_0_3", + "tm_react__MOBH26_Eu2_Charge0_UHF7_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step5_0_8", + "tm_react__MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CCOO3_rev_step25_2_5", + "tm_react__MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCCN10_rev_step2_2_1", + "tm_react__MOR12_Ba2_Charge2_UHF0_swaplig_1_newlig_c1ccncc13_step12_2_1", + "tm_react__MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_step8_2_1", + "tm_react__MOR5_Tc4_Charge3_UHF3_swaplig_1_newlig_OC1CCCCCN10_step4_3_4", + "tm_react__MOR41_Er3_Charge1_UHF3_swaplig_0_newlig_c1ccc2ccccc2c14_step21_-1_4", + "tm_react__ROST26_Ho3_Charge1_UHF4_swaplig_1_newlig_ONO2_step11_1_5", + "tm_react__MOR34_In3_Charge3_UHF0_swaplig_1_newlig_NCOc1cccnc17_rev_step7_3_1", + "tm_react__MOBH29_Sc3_Charge0_UHF0_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step5_0_1", + "tm_react__MOBH19_Mn4_Charge4_UHF3_swaplig_0_newlig_CSCO3_rev_step4_4_4", + "tm_react__MOBH13_Ti3_Charge1_UHF1_swaplig_0_newlig_CCNO3_rev_step4_1_2", + "tm_react__ROST13_Sc3_Charge1_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_step9_1_1", + "tm_react__MOR40_Mn3Eu3_Charge1_UHF10_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_11", + "tm_react__MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step35_0_1", + "tm_react__ROST34_Yb3_Charge0_UHF1_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step0_0_2", + "tm_react__MOBH34_Pt4_Charge2_UHF4_swaplig_0_newlig_Fc1ccccc14_step22_2_5", + "tm_react__MOR28_In3_Charge1_UHF0_swaplig_0_newlig_On1ccccc10_step18_1_2", + "tm_react__ROST29_Rh3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc1NOO2_step2_0_5", + "tm_react__MOR40_Au3Mn2_Charge2_UHF7_swaplig_0_newlig_OCO2_rev_step18_-2_8", + "tm_react__MOBH29_Gd3_Charge0_UHF7_swaplig_1_newlig_CSOOO4_rev_step8_0_8", + "tm_react__MOR40_Gd3Hf4_Charge0_UHF7_swaplig_1_newlig_CCCCPNCCCCCCCC5_step0_0_8", + "tm_react__MOBH15_Cr3_Charge0_UHF3_swaplig_0_newlig_CCNCSNCC4_step11_0_4", + "tm_react__MOBH4_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_step4_-2_1", + "tm_react__MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_Brc1ccccc1COO9_step3_2_5", + "tm_react__MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step17_0_1", + "tm_react__MOR28_Pm3_Charge1_UHF4_swaplig_0_newlig_BH3CN2_step33_1_5", + "tm_react__MOR30_Ir4_Charge2_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step35_2_6", + "tm_react__MOR26_Ga3_Charge1_UHF0_swaplig_0_newlig_I0_step16_1_1", + "tm_react__MOR31_V4_Charge2_UHF1_swaplig_0_newlig_Sec1ccccc10_rev_step23_2_2", + "tm_react__ROST14_Y3_Charge0_UHF0_swaplig_2_newlig_CN1CCNC1S6_step19_0_1", + "tm_react__MOR1_Ho3_Charge3_UHF4_swaplig_0_newlig_c1ccncc13_rev_step9_3_5", + "tm_react__ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_NNCNS04_step28_1_8", + "tm_react__MOBH15_In3_Charge0_UHF0_swaplig_0_newlig_c1ccncc13_rev_step6_0_1", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step16_0_1", + "tm_react__ROST45_Re4_Charge2_UHF3_swaplig_0_newlig_FTeFFFFO6_rev_step1_2_4", + "tm_react__MOR20_Er3_Charge2_UHF3_swaplig_0_newlig_N1CCCN14_rev_step15_2_4", + "tm_react__MOR18_Au3_Charge2_UHF2_swaplig_1_newlig_NCNS3_rev_step10_2_3", + "tm_react__MOBH5_Sm3_Charge2_UHF5_swaplig_0_newlig_S1CCNC13_rev_step21_2_6", + "tm_react__ROST32_Ce4_Charge2_UHF0_swaplig_0_newlig_FCFFCOO6_step5_-2_1", + "tm_react__ROST20_Pd4_Charge2_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step0_2_5", + "tm_react__ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_CNCCc1ccccc19_step7_-1_4", + "tm_react__MOR23a_Ir3_Charge2_UHF4_swaplig_1_newlig_CSC1_rev_step13_2_5", + "tm_react__MOR37_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCCCO5_rev_step13_4_3", + "tm_react__ROST59_Gd3_Charge1_UHF7_swaplig_2_newlig_BH3CN2_rev_step10_-1_8", + "tm_react__MOBH17_Hg2_Charge2_UHF0_swaplig_0_newlig_CNCCN4_step20_2_1", + "tm_react__ROST40_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step5_0_5", + "tm_react__MOR11_Mg2_Charge0_UHF0_swaplig_1_newlig_Fc1ccccc14_rev_step1_0_1", + "tm_react__MOR39_Ce3Ce3_Charge4_UHF2_swaplig_0_newlig_CCNCSNCC4_rev_step17_4_3", + "tm_react__MOR35_W4_Charge4_UHF2_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step14_4_3", + "tm_react__MOR12_Ru3_Charge3_UHF5_swaplig_0_newlig_NCc1cccnc16_step21_3_6", + "tm_react__ROST52_Dy3_Charge1_UHF5_swaplig_1_newlig_SCN2_rev_step18_-1_6", + "tm_react__MOR10_Tb3_Charge2_UHF6_swaplig_0_newlig_CSCO1_rev_step13_2_7", + "tm_react__MOR2_Dy3_Charge3_UHF5_swaplig_1_newlig_S1CCNC13_rev_step21_3_6", + "tm_react__ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step17_-2_1", + "tm_react__MOR11_Pd2_Charge0_UHF2_swaplig_1_newlig_ClCH21_step4_0_3", + "tm_react__MOR23a_Bi3_Charge2_UHF0_swaplig_2_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step32_2_1", + "tm_react__ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step27_1_8", + "tm_react__MOBH24_Mn2_Charge1_UHF5_swaplig_1_newlig_CN1CCNCC1Se7_step3_1_6", + "tm_react__MOR16_Pt4_Charge2_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step15_-2_5", + "tm_react__MOR2_Sn2_Charge2_UHF0_swaplig_0_newlig_CCCO3_step11_2_1", + "tm_react__ROST5_V2_Charge2_UHF3_swaplig_0_newlig_CPCc1ccccc1PCC19_step10_2_4", + "tm_react__MOR21_Y3_Charge2_UHF0_swaplig_1_newlig_Cc1ccCccc1NCCCC8_step26_-2_1", + "tm_react__MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step15_0_3", + "tm_react__MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step22_2_1", + "tm_react__MOR19_Y3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step9_2_1", + "tm_react__MOBH10_Cs1V5_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step10_2_1", + "tm_react__MOR7_Mn4_Charge4_UHF3_swaplig_1_newlig_NCc1ccccc1N1CCNC111_step12_4_4", + "tm_react__MOR41_Mo4_Charge0_UHF2_swaplig_1_newlig_CSCO1_step10_0_3", + "tm_react__MOR5_Lu3_Charge2_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step21_2_1", + "tm_react__MOBH30_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_step3_0_1", + "tm_react__MOR26_Nd3_Charge1_UHF3_swaplig_0_newlig_FCFF1_rev_step3_1_4", + "tm_react__MOR18_Sc3_Charge2_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step18_2_1", + "tm_react__MOR28_Pt4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step54_2_5", + "tm_react__MOBH34_Cr2_Charge0_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step1_0_5", + "tm_react__MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step25_1_5", + "tm_react__MOBH25_Ir4_Charge3_UHF5_swaplig_1_newlig_N1CCCN14_step7_3_6", + "tm_react__MOR28_V3_Charge1_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step27_1_3", + "tm_react__ROST34_Tb3_Charge0_UHF6_swaplig_0_newlig_CCCO3_rev_step20_0_7", + "tm_react__MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_SCN0_step14_2_1", + "tm_react__MOR18_Ce3_Charge2_UHF1_swaplig_1_newlig_CCCO3_rev_step10_2_2", + "tm_react__ROST31_V2_Charge2_UHF3_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step11_-2_4", + "tm_react__MOR2_Sc3_Charge3_UHF0_swaplig_1_newlig_CCN2_step5_3_1", + "tm_react__MOBH10_Na1Ta5_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step4_2_1", + "tm_react__ROST13_Sc3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step29_1_1", + "tm_react__MOR2_Cr2_Charge2_UHF4_swaplig_0_newlig_S1CCNC13_rev_step3_2_5", + "tm_react__MOR20_Pr3_Charge2_UHF2_swaplig_0_newlig_Cc1ccncc14_step12_2_3", + "tm_react__MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step23_2_1", + "tm_react__MOR40_Fe3Cu2_Charge2_UHF6_swaplig_0_newlig_SCN2_step2_-2_7", + "tm_react__MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step10_0_1", + "tm_react__ROST34_Cd2_Charge1_UHF0_swaplig_0_newlig_CSOOO4_step16_-1_1", + "tm_react__MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step0_1_1", + "tm_react__ROST15_Ru3_Charge0_UHF5_swaplig_1_newlig_CCOPOCCOCC3_step1_0_6", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_rev_step47_2_1", + "tm_react__ROST32_V4_Charge2_UHF1_swaplig_1_newlig_I0_rev_step2_-2_2", + "tm_react__ROST16_Ir3_Charge1_UHF4_swaplig_0_newlig_NC1_rev_step21_-1_5", + "tm_react__MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_F0_step9_1_5", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_N1CCCN14_rev_step9_3_3", + "tm_react__ROST40_Os4_Charge2_UHF4_swaplig_0_newlig_CPCCCPCC15_step16_2_5", + "tm_react__MOR20_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step5_2_1", + "tm_react__ROST41_Pt4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step24_2_5", + "tm_react__MOR33_Bi3_Charge3_UHF0_swaplig_0_newlig_S1CCNC13_step10_3_1", + "tm_react__ROST15_Ti3_Charge0_UHF1_swaplig_0_newlig_OCO2_step3_0_2", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_OC1_step7_4_5", + "tm_react__ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_CCCCH23_rev_step5_-2_5", + "tm_react__MOR27_Mn3_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_rev_step21_1_5", + "tm_react__MOR3_Mg2_Charge2_UHF0_swaplig_0_newlig_CCNO3_rev_step11_2_1", + "tm_react__MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CCCCO4_step13_2_6", + "tm_react__MOR20_La3_Charge2_UHF0_swaplig_2_newlig_OC1NSOOc2ccccc122_step9_2_1", + "tm_react__MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_c1ccccc13_rev_step4_1_1", + "tm_react__ROST26_V2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step16_0_4", + "tm_react__MOR40_Ru3Cr2_Charge2_UHF9_swaplig_0_newlig_Fc1ccccc14_step17_-2_10", + "tm_react__MOBH28_Ti4_Charge3_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step13_3_1", + "tm_react__MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step31_2_4", + "tm_react__MOR19_La3_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_rev_step4_2_1", + "tm_react__ROST29_Mg2_Charge1_UHF0_swaplig_0_newlig_CH30_step4_-1_1", + "tm_react__MOR35_Mo4_Charge4_UHF2_swaplig_0_newlig_O0_step14_4_3", + "tm_react__MOBH22_Ta5_Charge0_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step12_0_1", + "tm_react__MOR3_Be2_Charge2_UHF0_swaplig_0_newlig_CNCCNNCC4_step10_2_1", + "tm_react__MOR9_Gd3_Charge2_UHF7_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step2_2_8", + "tm_react__MOR19_Y3_Charge2_UHF0_swaplig_2_newlig_OS1ONCOc2ccccc125_rev_step21_2_1", + "tm_react__MOBH31_Sn4_Charge2_UHF0_swaplig_0_newlig_c1ccccc13_step8_2_1", + "tm_react__MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_Tec1ccccc10_rev_step9_1_5", + "tm_react__MOR23_Tb3_Charge2_UHF6_swaplig_2_newlig_CCOCFFFCFFF2_rev_step17_2_7", + "tm_react__MOR19_Mo4_Charge3_UHF2_swaplig_2_newlig_FCFCFFF1_step17_3_3", + "tm_react__ROST52_Tb3_Charge1_UHF6_swaplig_1_newlig_OCN2_rev_step15_-1_7", + "tm_react__MOR30_Zn2_Charge0_UHF0_swaplig_0_newlig_ONOO3_step20_0_1", + "tm_react__ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_NCCN03_step7_2_1", + "tm_react__MOBH8_Lu3_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_step7_-1_1", + "tm_react__ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_FCFF1_rev_step8_-1_5", + "tm_react__MOR39_Al3Rh3_Charge4_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step12_4_5", + "tm_react__ROST5_Cr3_Charge3_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step11_3_4", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_0_newlig_OC1_rev_step33_4_1", + "tm_react__MOR22_Ti3Eu3_Charge4_UHF7_swaplig_1_newlig_O0_step5_4_8", + "tm_react__MOR41_Tl3_Charge1_UHF0_swaplig_2_newlig_CCCO3_rev_step31_-1_1", + "tm_react__ROST13_Fe2_Charge0_UHF4_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step24_0_5", + "tm_react__ROST41_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step2_0_5", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step45_0_1", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_CO1_step15_3_3", + "tm_react__MOBH19_Co2_Charge2_UHF3_swaplig_0_newlig_N1CNc2ccccc122_step15_2_4", + "tm_react__ROST21_Ru4_Charge2_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step9_2_5", + "tm_react__MOBH33_Pt2_Charge1_UHF2_swaplig_0_newlig_NH3CCOO4_rev_step14_-1_3", + "tm_react__MOR34_Ti3_Charge3_UHF1_swaplig_1_newlig_N1CNc2ccccc122_rev_step37_3_2", + "tm_react__ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step24_2_4", + "tm_react__MOBH12_Re4_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc12_rev_step9_0_4", + "tm_react__ROST31_Yb3_Charge1_UHF1_swaplig_0_newlig_ClCH21_rev_step13_-1_2", + "tm_react__ROST34_Ba2_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_step19_-1_1", + "tm_react__MOR35_Ti3_Charge3_UHF1_swaplig_0_newlig_CNCCNNCC4_step6_3_2", + "tm_react__MOR11_Ni2_Charge0_UHF2_swaplig_1_newlig_I0_step33_0_3", + "tm_react__MOR2_Be2_Charge2_UHF0_swaplig_0_newlig_CCCN3_step0_2_1", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step20_3_3", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_ClCH21_rev_step37_0_4", + "tm_react__MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_CNCNO4_step12_2_5", + "tm_react__MOR23a_Pb4_Charge3_UHF0_swaplig_2_newlig_CSiCC1_step8_3_1", + "tm_react__MOBH3_Os4_Charge0_UHF4_swaplig_0_newlig_SCN0_step12_0_5", + "tm_react__MOBH4_Pd4_Charge0_UHF4_swaplig_0_newlig_CCOO3_rev_step25_0_5", + "tm_react__MOR1_Mg2_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_rev_step7_2_1", + "tm_react__ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CCOPOCCOCC3_step13_1_1", + "tm_react__MOBH7_Mg2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_step3_1_2", + "tm_react__MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CNCCSNCC4_rev_step23_2_3", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCCH24_step26_2_4", + "tm_react__MOR40_Bi3Eu2_Charge2_UHF7_swaplig_0_newlig_CCOCFFFCFFF2_step13_-2_8", + "tm_react__MOR3_Cu2_Charge2_UHF1_swaplig_0_newlig_NCNS3_rev_step6_2_2", + "tm_react__MOR5_Ti2_Charge1_UHF2_swaplig_1_newlig_CN1CCNC1S6_step22_1_3", + "tm_react__ROST15_Ba2_Charge1_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step6_-1_1", + "tm_react__MOR28_W4_Charge2_UHF2_swaplig_0_newlig_ClCH21_rev_step10_2_3", + "tm_react__ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_N1CNc2ccccc122_step14_1_3", + "tm_react__MOR11_Pt4_Charge2_UHF4_swaplig_2_newlig_CCO1_step23_2_5", + "tm_react__MOBH7_Tb3_Charge2_UHF6_swaplig_0_newlig_NH3CCOO4_step25_2_8", + "tm_react__MOR23a_Rh3_Charge2_UHF4_swaplig_1_newlig_CNCPONCCNCC4_rev_step21_2_5", + "tm_react__MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_F0_step28_0_3", + "tm_react__MOR12_Mn3_Charge3_UHF4_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step2_3_5", + "tm_react__ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_NCNO3_step34_1_3", + "tm_react__ROST29_Pb4_Charge1_UHF0_swaplig_0_newlig_SCN0_step3_1_1", + "tm_react__ROST34_Ti2_Charge1_UHF2_swaplig_0_newlig_CCOO3_step23_-1_3", + "tm_react__MOR40_Ga3Zn2_Charge2_UHF0_swaplig_0_newlig_OCO2_step17_-2_1", + "tm_react__MOR30_Ba2_Charge0_UHF0_swaplig_0_newlig_CC1CCCCN16_step15_0_1", + "tm_react__MOBH29_La3_Charge0_UHF0_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step15_0_1", + "tm_react__MOR27_V4_Charge2_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_step1_2_2", + "tm_react__ROST14_Rh3_Charge0_UHF4_swaplig_1_newlig_CCPCCCC2_rev_step11_0_5", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NCOc1ccncc16_rev_step20_4_5", + "tm_react__ROST59_In3_Charge1_UHF0_swaplig_2_newlig_ONO2_rev_step4_-1_1", + "tm_react__ROST16_Fe2_Charge2_UHF4_swaplig_0_newlig_CCCO3_step16_-2_5", + "tm_react__MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_OCO2_step0_2_1", + "tm_react__MOR28_In3_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step18_1_1", + "tm_react__ROST26_Cr2_Charge0_UHF4_swaplig_0_newlig_c1cccnc1c1ccccc1411_step21_0_5", + "tm_react__ROST16_Co3_Charge1_UHF4_swaplig_0_newlig_Fc1cFcFcScFc1F7_step8_-1_5", + "tm_react__MOR16_Re4_Charge2_UHF3_swaplig_2_newlig_Cl0_rev_step12_-2_4", + "tm_react__MOR14_Sn2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step5_0_1", + "tm_react__MOR10_Pm3_Charge2_UHF4_swaplig_0_newlig_NN1NCNN14_step4_2_5", + "tm_react__MOR33_Co3_Charge3_UHF4_swaplig_1_newlig_NH3CCOO4_rev_step47_3_5", + "tm_react__MOR39_Sm3Nd3_Charge4_UHF8_swaplig_0_newlig_Clc1cccnc15_rev_step10_4_9", + "tm_react__ROST14_Mg2_Charge1_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step9_-1_1", + "tm_react__ROST26_Sn2_Charge0_UHF0_swaplig_1_newlig_ClCH21_rev_step21_0_1", + "tm_react__MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCCH24_step65_2_5", + "tm_react__MOR14_Zn2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_step0_0_1", + "tm_react__MOR40_Pm3Tc4_Charge0_UHF7_swaplig_1_newlig_Cc1ccccc1SOOO10_rev_step11_0_8", + "tm_react__MOR30_Ir4_Charge2_UHF5_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step34_2_6", + "tm_react__MOBH19_Pb4_Charge4_UHF0_swaplig_0_newlig_CCOCC2_step4_4_1", + "tm_react__MOR30_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step27_2_5", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_SCN0_rev_step15_0_4", + "tm_react__ROST15_Ga3_Charge0_UHF0_swaplig_2_newlig_CCOPOCCOCC3_rev_step16_0_1", + "tm_react__MOBH12_Pd4_Charge0_UHF4_swaplig_0_newlig_ClCH21_rev_step14_0_5", + "tm_react__MOBH24_Cd2_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step1_1_1", + "tm_react__MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_CPCC1_rev_step40_4_6", + "tm_react__MOBH33_Ir4_Charge1_UHF5_swaplig_2_newlig_OCOc1ccccc12_rev_step10_1_6", + "tm_react__ROST37_Yb3_Charge0_UHF1_swaplig_0_newlig_OClOOO4_rev_step13_0_2", + "tm_react__MOR40_Rh3Lu3_Charge1_UHF4_swaplig_0_newlig_Br0_rev_step3_-1_5", + "tm_react__MOBH3_Au3_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_step2_-1_3", + "tm_react__MOBH26_Au3_Charge1_UHF2_swaplig_1_newlig_c1ccncc13_step3_1_3", + "tm_react__ROST35_Ti4_Charge1_UHF0_swaplig_0_newlig_Sec1ccccc10_step3_-1_1", + "tm_react__ROST1_Ir4_Charge1_UHF5_swaplig_0_newlig_SCN2_step28_1_6", + "tm_react__MOBH35_Sn4_Charge4_UHF0_swaplig_0_newlig_CCCCO4_rev_step5_4_1", + "tm_react__MOR39_Yb3Rh3_Charge4_UHF5_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step10_4_6", + "tm_react__ROST34_Os4_Charge1_UHF4_swaplig_0_newlig_BH3CN2_step8_1_5", + "tm_react__MOBH17_Ca2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_rev_step29_2_1", + "tm_react__MOR12_Mg2_Charge2_UHF0_swaplig_1_newlig_SC1NCCCN10_step5_2_1", + "tm_react__MOR5_Al3_Charge2_UHF0_swaplig_1_newlig_SC1NCCCN10_rev_step15_2_1", + "tm_react__MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step32_1_5", + "tm_react__MOBH5_Pm3_Charge2_UHF4_swaplig_0_newlig_CPCC1_step9_2_5", + "tm_react__MOR34_Ce3_Charge3_UHF1_swaplig_0_newlig_Nc1ccncc14_rev_step28_3_2", + "tm_react__MOBH29_Ru4_Charge1_UHF4_swaplig_1_newlig_FCFFSOOO7_step10_1_5", + "tm_react__ROST34_In3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step15_0_1", + "tm_react__MOR33_In3_Charge3_UHF0_swaplig_0_newlig_NCOc1cccnc17_step6_3_1", + "tm_react__MOBH3_Eu3_Charge1_UHF6_swaplig_0_newlig_FBFFF0_step9_-1_7", + "tm_react__MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_CCCCO4_rev_step3_4_5", + "tm_react__ROST13_Pm3_Charge1_UHF4_swaplig_1_newlig_CNCSNC3_rev_step13_1_5", + "tm_react__ROST26_Pt2_Charge0_UHF2_swaplig_1_newlig_OCN2_rev_step16_0_3", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step27_1_1", + "tm_react__ROST31_Tm3_Charge1_UHF2_swaplig_0_newlig_Sec1ccccc10_rev_step5_-1_3", + "tm_react__MOR2_Zn2_Charge2_UHF0_swaplig_0_newlig_CPCC1_rev_step13_2_1", + "tm_react__MOBH13_Re4_Charge2_UHF3_swaplig_1_newlig_OCO2_rev_step1_2_4", + "tm_react__MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step24_0_5", + "tm_react__MOR19_Yb3_Charge2_UHF1_swaplig_0_newlig_CPCc1ccccc11_rev_step5_2_2", + "tm_react__MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_F0_rev_step12_2_2", + "tm_react__MOBH13_Ce4_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step12_2_1", + "tm_react__MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_Brc1cccnc15_rev_step6_4_6", + "tm_react__ROST37_Y3_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step4_0_1", + "tm_react__ROST13_Ru3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_step33_1_6", + "tm_react__ROST29_Pb4_Charge1_UHF0_swaplig_0_newlig_F0_step15_1_1", + "tm_react__MOR20_W4_Charge3_UHF2_swaplig_0_newlig_Brc1cccnc15_step7_3_3", + "tm_react__ROST20_W4_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step7_2_3", + "tm_react__MOBH28_Tb3_Charge2_UHF6_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step26_2_7", + "tm_react__MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step19_1_1", + "tm_react__MOR35_Ho3_Charge3_UHF4_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step46_3_5", + "tm_react__MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step19_0_1", + "tm_react__ROST13_Yb3_Charge1_UHF1_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step12_1_2", + "tm_react__MOR2_Tl3_Charge3_UHF0_swaplig_0_newlig_CCOPOCCOCC3_step17_3_1", + "tm_react__ROST34_Os4_Charge1_UHF4_swaplig_0_newlig_OCO2_step24_1_5", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_2_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step3_4_1", + "tm_react__ROST26_Pr3_Charge1_UHF2_swaplig_0_newlig_NCCOO04_step6_1_3", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step2_4_1", + "tm_react__MOBH4_Sn4_Charge0_UHF0_swaplig_0_newlig_ONOO3_step6_0_1", + "tm_react__MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_step55_-1_1", + "tm_react__ROST59_Gd3_Charge1_UHF7_swaplig_2_newlig_ClCClClCOO6_rev_step6_-1_8", + "tm_react__ROST40_Ir3_Charge1_UHF4_swaplig_0_newlig_OCc1ccccn107_rev_step19_1_5", + "tm_react__MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_N1CNc2ccccc122_step23_2_3", + "tm_react__MOBH25_Mn4_Charge3_UHF3_swaplig_1_newlig_NCc1ccncc15_step2_3_4", + "tm_react__MOR11_Pd2_Charge0_UHF2_swaplig_0_newlig_OCc1ccccn107_rev_step10_0_3", + "tm_react__ROST13_Cu2_Charge0_UHF1_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step19_0_2", + "tm_react__MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step16_0_6", + "tm_react__MOR11_Be2_Charge0_UHF0_swaplig_1_newlig_SeCN2_step37_0_1", + "tm_react__ROST29_Sr2_Charge1_UHF0_swaplig_0_newlig_CH30_step0_-1_1", + "tm_react__ROST52_Eu3_Charge1_UHF6_swaplig_1_newlig_FTeFFFFO6_rev_step24_-1_7", + "tm_react__MOR1_Ba2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step17_2_1", + "tm_react__MOR23_Tb3_Charge2_UHF6_swaplig_0_newlig_CC1CCNN1C4_rev_step9_2_7", + "tm_react__ROST29_Ho3_Charge0_UHF4_swaplig_0_newlig_ONOO3_rev_step12_0_5", + "tm_react__MOBH4_Sm3_Charge1_UHF5_swaplig_0_newlig_CCc1ccccc10_rev_step6_-1_6", + "tm_react__MOR24_Pd4_Charge0_UHF4_swaplig_1_newlig_N1CCCN14_rev_step2_0_5", + "tm_react__MOR18_Os4_Charge3_UHF4_swaplig_2_newlig_NC1_rev_step8_3_5", + "tm_react__MOBH13_Au3_Charge1_UHF2_swaplig_0_newlig_CSC1_rev_step14_1_3", + "tm_react__MOR5_Ti4_Charge3_UHF0_swaplig_2_newlig_OC1CCCCCN10_rev_step15_3_1", + "tm_react__MOR5_Rh3_Charge2_UHF4_swaplig_1_newlig_OC1_rev_step19_2_5", + "tm_react__MOBH4_Ir4_Charge0_UHF5_swaplig_0_newlig_Br0_step4_0_6", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_C1CCOC13_step5_2_1", + "tm_react__MOR31_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCCC5_rev_step8_0_3", + "tm_react__MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step9_2_4", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step13_2_1", + "tm_react__MOBH33_Cd2_Charge1_UHF0_swaplig_1_newlig_CNCCNNCC4_step1_-1_1", + "tm_react__MOBH34_Co2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step11_0_4", + "tm_react__MOR35_Co3_Charge3_UHF4_swaplig_1_newlig_Nc1ccccc10_rev_step11_3_5", + "tm_react__MOR27_Mo4_Charge2_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step34_2_3", + "tm_react__MOR20_Fe3_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step4_2_6", + "tm_react__MOBH26_Cd2_Charge0_UHF0_swaplig_2_newlig_CC1CCCCN16_step2_0_1", + "tm_react__MOR28_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOCFFFCFFF5_step1_2_4", + "tm_react__MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step19_1_6", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step37_0_1", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_CCOO3_step22_0_4", + "tm_react__MOBH33_Pb2_Charge1_UHF0_swaplig_0_newlig_NCNS3_rev_step11_-1_1", + "tm_react__MOR11_Ir4_Charge2_UHF5_swaplig_2_newlig_SeCN2_step6_2_6", + "tm_react__MOR34_Tm3_Charge3_UHF2_swaplig_1_newlig_CNCSNC3_step20_3_3", + "tm_react__MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CNCPONCCNCC4_rev_step7_3_2", + "tm_react__ROST41_Al3_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step31_1_1", + "tm_react__MOBH31_Cr2_Charge0_UHF4_swaplig_0_newlig_O1BOc2ccccc121_step2_0_5", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step34_0_1", + "tm_react__ROST37_Ce4_Charge1_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step0_1_1", + "tm_react__MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step11_1_1", + "tm_react__MOR41_Re4_Charge0_UHF3_swaplig_1_newlig_NH3CCOO4_rev_step20_0_4", + "tm_react__MOR34_Dy3_Charge3_UHF5_swaplig_1_newlig_CCNCSNCC4_rev_step21_3_6", + "tm_react__MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step17_2_5", + "tm_react__ROST26_Ti2_Charge0_UHF2_swaplig_1_newlig_SCN2_step12_0_3", + "tm_react__ROST13_Cu2_Charge0_UHF1_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step20_0_2", + "tm_react__MOBH10_Na1Nb5_Charge2_UHF0_swaplig_1_newlig_FTeFFFFO6_rev_step0_2_1", + "tm_react__MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_CCO1_rev_step27_2_3", + "tm_react__MOBH13_Pt4_Charge2_UHF4_swaplig_1_newlig_OClOOO4_step15_2_5", + "tm_react__MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_NCc1ccccc10_rev_step26_-1_5", + "tm_react__MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step17_0_3", + "tm_react__MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_NC1Nc2ccccc2S12_step14_3_6", + "tm_react__ROST26_Bi3_Charge1_UHF0_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step14_1_1", + "tm_react__MOR23_Tl3_Charge2_UHF0_swaplig_2_newlig_COCO2_step2_2_1", + "tm_react__MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_CO1_rev_step36_1_4", + "tm_react__ROST45_V4_Charge2_UHF1_swaplig_1_newlig_Nc1ccncc14_rev_step2_2_2", + "tm_react__MOR35_Au3_Charge3_UHF2_swaplig_0_newlig_CN1CCNC14_rev_step13_3_3", + "tm_react__ROST53_Pt4_Charge0_UHF4_swaplig_0_newlig_Sc1ccccc10_rev_step12_0_5", + "tm_react__ROST22_Tc4_Charge1_UHF3_swaplig_0_newlig_N1CCCN14_rev_step3_1_4", + "tm_react__MOBH30_Mn4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_rev_step6_2_4", + "tm_react__MOR3_Ni2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step12_2_3", + "tm_react__ROST15_Mg2_Charge1_UHF0_swaplig_1_newlig_CCOCC2_step1_-1_1", + "tm_react__MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_CCNO3_rev_step18_4_5", + "tm_react__MOBH29_Sc3_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step17_0_1", + "tm_react__MOBH32_Pd2_Charge1_UHF2_swaplig_0_newlig_CCNCSNCC4_step8_-1_3", + "tm_react__MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step25_0_1" + ], + "rel_path": [ + "tm_react/ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_CNCCN4_rev_step9_1_5", + "tm_react/MOR28_Ru4_Charge2_UHF4_swaplig_0_newlig_NC1_step3_2_5", + "tm_react/MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step32_2_1", + "tm_react/MOR39_Ir3Ga3_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_step3_4_5", + "tm_react/ROST40_Ni2_Charge0_UHF2_swaplig_0_newlig_NNCNS04_rev_step25_0_3", + "tm_react/MOR33_Pt4_Charge4_UHF4_swaplig_1_newlig_S1CCNC13_rev_step5_4_5", + "tm_react/MOBH35_Sn4_Charge4_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step11_4_1", + "tm_react/MOBH29_Y3_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step4_0_1", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CSCO1_rev_step30_4_5", + "tm_react/MOR5_Er3_Charge2_UHF3_swaplig_1_newlig_CC1CCNN1C4_rev_step10_2_4", + "tm_react/MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_N1CCNC13_step8_1_5", + "tm_react/MOR5_Cr2_Charge1_UHF4_swaplig_2_newlig_CPc1ccccc1c1ccccc11_step11_1_5", + "tm_react/MOBH17_Mn2_Charge2_UHF5_swaplig_0_newlig_CCOCC2_rev_step23_2_6", + "tm_react/MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_Cl0_rev_step12_-2_5", + "tm_react/ROST34_Ti4_Charge1_UHF0_swaplig_0_newlig_CCCO3_step3_1_1", + "tm_react/MOR34_Ru4_Charge4_UHF4_swaplig_0_newlig_NCNO3_step1_4_5", + "tm_react/MOBH26_Mn3_Charge1_UHF4_swaplig_2_newlig_CH2c1ccccc10_step12_1_5", + "tm_react/MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1_rev_step17_2_5", + "tm_react/MOBH19_Fe2_Charge2_UHF4_swaplig_0_newlig_CNCCSNCC4_rev_step3_2_5", + "tm_react/MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_ONOO3_step21_4_5", + "tm_react/MOR34_Sn4_Charge4_UHF0_swaplig_1_newlig_NCc1ccccc10_rev_step2_4_1", + "tm_react/MOR19_Ir4_Charge3_UHF5_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step2_3_6", + "tm_react/MOR2_Ni2_Charge2_UHF2_swaplig_1_newlig_CN1CCNC1S6_rev_step12_2_3", + "tm_react/MOR39_Rh3Nd3_Charge4_UHF7_swaplig_0_newlig_CSCO3_step34_4_8", + "tm_react/MOR33_Ir3_Charge3_UHF4_swaplig_1_newlig_CSCO1_rev_step20_3_5", + "tm_react/MOR34_Al3_Charge3_UHF0_swaplig_1_newlig_CPCCO4_rev_step40_3_1", + "tm_react/MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CPCCO4_rev_step2_4_5", + "tm_react/MOR2_Au3_Charge3_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step1_3_3", + "tm_react/MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step2_0_3", + "tm_react/MOR38_W4_Charge4_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step23_4_3", + "tm_react/ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_step6_-1_2", + "tm_react/MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_CNHCCc1ccccc19_rev_step6_-1_6", + "tm_react/MOR35_Nd3_Charge3_UHF3_swaplig_0_newlig_O0_rev_step30_3_4", + "tm_react/ROST26_Co2_Charge0_UHF3_swaplig_1_newlig_FCFF1_rev_step5_0_4", + "tm_react/MOR5_Sr2_Charge1_UHF0_swaplig_1_newlig_CNCCSNCC4_rev_step25_1_1", + "tm_react/MOBH25_Pt4_Charge3_UHF4_swaplig_1_newlig_CCCO3_rev_step9_3_5", + "tm_react/MOR35_Sc3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step22_3_1", + "tm_react/MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_CC1NCCN12_rev_step7_2_1", + "tm_react/MOR12_Rh3_Charge3_UHF4_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step9_3_5", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step69_2_5", + "tm_react/ROST31_Os4_Charge0_UHF4_swaplig_0_newlig_F0_step15_0_5", + "tm_react/MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_step6_0_5", + "tm_react/MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_NCc1cccnc16_step15_4_6", + "tm_react/ROST34_Rh3_Charge0_UHF4_swaplig_0_newlig_CSiCCCH24_rev_step18_0_5", + "tm_react/MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_NCOc1cccnc17_step22_3_5", + "tm_react/MOR22_Fe3In3_Charge4_UHF5_swaplig_1_newlig_CPCC1_rev_step7_4_6", + "tm_react/MOR33_Sc3_Charge3_UHF0_swaplig_0_newlig_N1CCNC13_step16_3_1", + "tm_react/MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step26_2_1", + "tm_react/MOR27_Sc3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step26_1_1", + "tm_react/MOR12_Ca2_Charge2_UHF0_swaplig_1_newlig_NCc1cccnc16_step9_2_1", + "tm_react/ROST14_Er3_Charge0_UHF3_swaplig_2_newlig_SC1NCCN10_step4_0_4", + "tm_react/MOBH9_Mn2_Charge2_UHF5_swaplig_0_newlig_CCCN3_step14_-2_6", + "tm_react/ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step2_-1_2", + "tm_react/MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_CC1CCCCN16_rev_step2_0_3", + "tm_react/ROST15_Al3_Charge0_UHF0_swaplig_1_newlig_CCOPOCCOCC3_step4_0_1", + "tm_react/ROST14_Ir3_Charge0_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step3_0_5", + "tm_react/MOR12_Mg2_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_step4_2_1", + "tm_react/ROST14_Fe2_Charge1_UHF4_swaplig_0_newlig_I0_rev_step1_-1_5", + "tm_react/MOR13_Tm3_Charge2_UHF2_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step6_2_3", + "tm_react/ROST21_Pb4_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc10_step12_2_1", + "tm_react/MOR34_Ti3_Charge3_UHF1_swaplig_0_newlig_CN1CCNC14_step12_3_2", + "tm_react/MOR35_Co3_Charge3_UHF4_swaplig_1_newlig_CPCc1ccccc11_step4_3_5", + "tm_react/MOBH24_Sr2_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_step2_1_1", + "tm_react/MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_NN1NCNN14_step9_4_1", + "tm_react/MOR12_Ni2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step2_2_3", + "tm_react/MOR33_Yb3_Charge3_UHF1_swaplig_1_newlig_N1CNc2ccccc122_step19_3_2", + "tm_react/MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_Br0_step32_2_1", + "tm_react/MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_CCCCCC5_step19_2_1", + "tm_react/MOBH22_Nb5_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step13_0_1", + "tm_react/MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step11_2_1", + "tm_react/ROST32_W4_Charge2_UHF2_swaplig_0_newlig_CC1CCCCN16_step7_-2_3", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step29_2_3", + "tm_react/MOBH24_Ir4_Charge3_UHF5_swaplig_1_newlig_CPCC1_rev_step14_3_6", + "tm_react/MOBH5_Bi3_Charge2_UHF0_swaplig_1_newlig_NCc1cccnc16_step3_2_1", + "tm_react/MOR22_Ga3Lu3_Charge4_UHF0_swaplig_0_newlig_FBFFF0_rev_step24_4_1", + "tm_react/MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_ClCClCOO5_step10_0_4", + "tm_react/ROST45_W4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_step4_2_3", + "tm_react/ROST31_Ir4_Charge0_UHF5_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step17_0_6", + "tm_react/MOBH9_Al3_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step13_-1_1", + "tm_react/ROST45_W4_Charge2_UHF2_swaplig_0_newlig_ClCClCOO5_rev_step8_2_3", + "tm_react/ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_Br0_step24_0_6", + "tm_react/ROST16_Au3_Charge1_UHF2_swaplig_0_newlig_ClCH21_rev_step16_-1_3", + "tm_react/MOR34_In3_Charge3_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step19_3_1", + "tm_react/MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_S1CCNC13_rev_step10_4_5", + "tm_react/ROST35_Pt4_Charge1_UHF4_swaplig_0_newlig_CH30_rev_step12_-1_5", + "tm_react/MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CPCCO4_rev_step27_0_5", + "tm_react/MOBH25_Zn2_Charge1_UHF0_swaplig_0_newlig_CPCC1_rev_step12_1_1", + "tm_react/MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step4_1_4", + "tm_react/MOR33_Ti3_Charge3_UHF1_swaplig_0_newlig_CNHCCc1ccccc19_rev_step8_3_2", + "tm_react/MOR5_Ir3_Charge2_UHF4_swaplig_2_newlig_Nc1ccncc14_rev_step18_2_5", + "tm_react/ROST35_La3_Charge2_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step7_-2_1", + "tm_react/MOBH12_Ru4_Charge0_UHF4_swaplig_1_newlig_CNCCSNCC4_rev_step17_0_5", + "tm_react/ROST31_Ru3_Charge1_UHF5_swaplig_0_newlig_CSiCC1_rev_step3_-1_6", + "tm_react/MOR13_Rh3_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step19_2_5", + "tm_react/MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CSCO3_rev_step15_2_1", + "tm_react/MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CN1CCNC14_step20_4_5", + "tm_react/MOR40_Rh3Au3_Charge1_UHF6_swaplig_1_newlig_COCO2_rev_step27_-1_7", + "tm_react/ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CPCc1ccccc11_step18_1_5", + "tm_react/MOR23a_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCCHSiCCC4_step9_2_1", + "tm_react/MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step3_3_1", + "tm_react/ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step19_2_1", + "tm_react/MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_CCO1_rev_step6_0_5", + "tm_react/MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_rev_step5_1_5", + "tm_react/MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CN1CCNC1S6_rev_step11_0_5", + "tm_react/MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_C1CCOC13_step11_2_2", + "tm_react/MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_CCOPOCCOCC3_step5_2_8", + "tm_react/MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Br0_rev_step9_2_1", + "tm_react/ROST26_Ga3_Charge1_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step24_1_1", + "tm_react/MOR18_Sc3_Charge2_UHF0_swaplig_2_newlig_Brc1ccccc1COO9_step14_2_1", + "tm_react/ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_N1CCNC13_rev_step8_0_3", + "tm_react/MOR3_V2_Charge2_UHF3_swaplig_0_newlig_CNCCNNCC4_rev_step5_2_4", + "tm_react/MOBH33_Hf4_Charge1_UHF0_swaplig_2_newlig_CCc1ccccc10_step10_1_1", + "tm_react/MOR34_Pt4_Charge4_UHF4_swaplig_1_newlig_CNCCSNCC4_step21_4_5", + "tm_react/MOR23_Eu3_Charge2_UHF6_swaplig_2_newlig_Fc1ccccc14_step20_2_7", + "tm_react/MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step13_1_4", + "tm_react/ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_ClCH21_step23_-2_5", + "tm_react/MOBH33_Hg2_Charge1_UHF0_swaplig_1_newlig_c1ccncc13_rev_step5_-1_1", + "tm_react/MOR40_Ru3Os4_Charge0_UHF9_swaplig_1_newlig_FCFFSOOO7_step2_0_10", + "tm_react/MOR1_Hg2_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step3_2_1", + "tm_react/ROST16_Tl3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step10_-1_1", + "tm_react/ROST52_Rh3_Charge1_UHF4_swaplig_1_newlig_Oc1ccccc1COO9_rev_step12_-1_5", + "tm_react/MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_O0_step8_-1_1", + "tm_react/MOBH32_Fe2_Charge1_UHF4_swaplig_0_newlig_SC1NCCN10_rev_step16_-1_5", + "tm_react/ROST34_Sn2_Charge1_UHF0_swaplig_0_newlig_FCFF1_step12_-1_1", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step20_2_5", + "tm_react/MOBH13_Sc3_Charge1_UHF0_swaplig_0_newlig_CPCCO4_rev_step1_1_1", + "tm_react/MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step30_0_3", + "tm_react/MOBH33_Cd2_Charge1_UHF0_swaplig_2_newlig_NCNCN0_step5_-1_1", + "tm_react/MOR35_Os4_Charge4_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step8_4_5", + "tm_react/ROST15_Ho3_Charge0_UHF4_swaplig_1_newlig_CNCCN4_step18_0_5", + "tm_react/ROST15_Sc3_Charge0_UHF0_swaplig_1_newlig_CCNCSNCC4_step14_0_1", + "tm_react/MOR21_Ru3_Charge2_UHF5_swaplig_1_newlig_OS1ONCOc2ccccc125_rev_step8_-2_6", + "tm_react/MOR33_In3_Charge3_UHF0_swaplig_0_newlig_CCNO3_rev_step30_3_1", + "tm_react/MOR2_Tl3_Charge3_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step8_3_1", + "tm_react/ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_N1CCCN14_rev_step10_0_1", + "tm_react/ROST41_Ru4_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step37_2_5", + "tm_react/MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step13_-1_1", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step36_0_1", + "tm_react/MOR19_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCCN10_rev_step17_2_1", + "tm_react/MOR27_Co3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_rev_step22_1_5", + "tm_react/MOBH12_Pt4_Charge0_UHF4_swaplig_0_newlig_CO1_step8_0_5", + "tm_react/MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step7_1_1", + "tm_react/MOBH28_Ir4_Charge3_UHF5_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step11_3_6", + "tm_react/MOBH25_Hg2_Charge1_UHF0_swaplig_1_newlig_c1ccncc13_step7_1_1", + "tm_react/MOR40_Pm3Ti2_Charge2_UHF6_swaplig_1_newlig_CNCCc1ccccc19_rev_step16_-2_7", + "tm_react/MOR41_Ti3_Charge1_UHF1_swaplig_2_newlig_BH3CN2_rev_step3_-1_2", + "tm_react/MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_I0_step27_0_4", + "tm_react/MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCCO4_rev_step18_4_3", + "tm_react/MOBH13_Rh3_Charge1_UHF4_swaplig_1_newlig_CSiCCCH24_step1_1_5", + "tm_react/ROST37_V3_Charge0_UHF2_swaplig_0_newlig_c1ccccc13_rev_step1_0_3", + "tm_react/MOBH19_Zn2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step17_2_1", + "tm_react/ROST14_V2_Charge1_UHF3_swaplig_2_newlig_CC1CCNN1C4_rev_step13_-1_4", + "tm_react/MOBH8_Pd2_Charge2_UHF2_swaplig_0_newlig_CNCCSNCC4_step34_-2_3", + "tm_react/MOR18_Fe3_Charge2_UHF5_swaplig_1_newlig_Clc1cccnc15_rev_step20_2_6", + "tm_react/MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_Fc1ccccc14_step10_0_6", + "tm_react/MOR12_Eu3_Charge3_UHF6_swaplig_1_newlig_C1CCOC13_rev_step3_3_7", + "tm_react/MOBH5_Yb3_Charge2_UHF1_swaplig_0_newlig_N1CNc2ccccc122_rev_step13_2_2", + "tm_react/MOBH17_V2_Charge2_UHF3_swaplig_0_newlig_CN1CCNC14_rev_step16_2_4", + "tm_react/ROST14_Lu3_Charge0_UHF0_swaplig_0_newlig_ONO2_rev_step8_0_1", + "tm_react/MOBH29_Pd4_Charge1_UHF4_swaplig_1_newlig_FCFFSOOO7_rev_step5_1_5", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_CC1CCCCN16_step14_1_1", + "tm_react/ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_NCOc1cccnc17_step13_1_5", + "tm_react/ROST29_Yb3_Charge0_UHF1_swaplig_0_newlig_Cl0_rev_step5_0_2", + "tm_react/ROST14_Al3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step0_0_1", + "tm_react/MOR31_Ti2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1CH27_rev_step6_0_3", + "tm_react/MOR39_La3Bi3_Charge4_UHF0_swaplig_0_newlig_CCCN3_step21_4_1", + "tm_react/MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_COCO2_step17_1_4", + "tm_react/ROST22_W4_Charge1_UHF2_swaplig_0_newlig_N1CCNC13_step10_1_3", + "tm_react/ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_N1CCNC13_rev_step24_0_1", + "tm_react/MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_OC1CCCCCN10_rev_step3_4_5", + "tm_react/MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCPONCCNCC4_rev_step28_4_3", + "tm_react/MOR23_Ru3_Charge2_UHF5_swaplig_2_newlig_c1ccccc13_rev_step12_2_6", + "tm_react/ROST29_Ba2_Charge1_UHF0_swaplig_0_newlig_SCN2_step11_-1_1", + "tm_react/MOR29_V4_Charge2_UHF1_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step18_2_2", + "tm_react/ROST40_Cu2_Charge0_UHF1_swaplig_0_newlig_COCCOC14_rev_step25_0_2", + "tm_react/ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_NCNS3_rev_step23_2_4", + "tm_react/ROST23_Na1_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_rev_step2_1_1", + "tm_react/ROST23_Cu1_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step11_1_1", + "tm_react/MOR19_Tc4_Charge3_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step12_3_4", + "tm_react/MOBH23_Mo4_Charge1_UHF2_swaplig_0_newlig_N1CCCN14_step2_1_3", + "tm_react/MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_CCCCH23_rev_step12_1_6", + "tm_react/MOR16_W4_Charge2_UHF2_swaplig_0_newlig_Fc1ccccc14_rev_step7_-2_3", + "tm_react/MOBH31_Zr4_Charge2_UHF0_swaplig_0_newlig_Cl0_rev_step8_2_1", + "tm_react/MOR5_Mn2_Charge1_UHF5_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step23_1_6", + "tm_react/MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_step0_2_3", + "tm_react/ROST24_Ca2_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step1_2_1", + "tm_react/ROST32_Pb4_Charge2_UHF0_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step9_-2_1", + "tm_react/MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CNCCCO5_rev_step1_1_5", + "tm_react/MOBH31_Sn2_Charge0_UHF0_swaplig_0_newlig_SeCN2_step9_0_1", + "tm_react/MOBH29_W4_Charge1_UHF2_swaplig_0_newlig_c1ccc2ccccc2c14_step9_1_3", + "tm_react/MOBH24_Sn2_Charge1_UHF0_swaplig_0_newlig_NCNS3_rev_step4_1_1", + "tm_react/MOR5_Tb3_Charge2_UHF6_swaplig_0_newlig_N1CCCN14_step14_2_7", + "tm_react/ROST23_Cd2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step0_2_1", + "tm_react/MOR26_Au3_Charge1_UHF2_swaplig_0_newlig_ONOO3_rev_step10_1_3", + "tm_react/MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_CCCO3_rev_step1_4_5", + "tm_react/MOBH31_W4_Charge2_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step18_2_3", + "tm_react/MOBH12_Pd4_Charge0_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step3_0_5", + "tm_react/ROST15_Eu3_Charge0_UHF6_swaplig_2_newlig_SC1NCCCN10_rev_step20_0_7", + "tm_react/ROST35_Rh3_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step20_-2_5", + "tm_react/MOBH5_Eu2_Charge1_UHF7_swaplig_1_newlig_CSC1_rev_step8_1_8", + "tm_react/MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_Clc1ccccc1CH27_rev_step9_1_6", + "tm_react/ROST35_La3_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step11_-2_1", + "tm_react/MOBH31_Ti2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step13_0_3", + "tm_react/ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_rev_step14_-2_4", + "tm_react/ROST33_Tl3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step15_-2_1", + "tm_react/MOR5_Au3_Charge2_UHF2_swaplig_2_newlig_NSc1ccccc1c1ccccc10_step15_2_3", + "tm_react/ROST16_Pd4_Charge0_UHF4_swaplig_0_newlig_ONO2_rev_step5_0_5", + "tm_react/ROST41_In3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step8_1_1", + "tm_react/MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step1_0_1", + "tm_react/ROST26_In3_Charge1_UHF0_swaplig_1_newlig_SeCN2_step12_1_1", + "tm_react/MOR37_Zr4_Charge4_UHF0_swaplig_0_newlig_CCCPCCCCCC3_rev_step3_4_1", + "tm_react/MOR40_V3Ir4_Charge0_UHF7_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step25_0_8", + "tm_react/ROST14_Bi3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step1_0_1", + "tm_react/MOR19_Ti3_Charge2_UHF1_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step13_2_2", + "tm_react/MOBH4_Ti2_Charge2_UHF2_swaplig_0_newlig_OClOOO4_step22_-2_3", + "tm_react/MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_step15_2_1", + "tm_react/ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step7_-1_6", + "tm_react/ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step38_0_1", + "tm_react/MOBH10_Li1V5_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step13_2_1", + "tm_react/ROST34_In3_Charge0_UHF0_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step7_0_1", + "tm_react/ROST1_Zr4_Charge1_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step11_1_1", + "tm_react/MOR11_Cd2_Charge0_UHF0_swaplig_1_newlig_Oc1ccccc1COO9_step24_0_1", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CSC1_rev_step13_0_1", + "tm_react/MOR9_La3_Charge2_UHF0_swaplig_1_newlig_ONOc1cccOcc1NOONOO7_rev_step4_2_1", + "tm_react/ROST15_Nd3_Charge0_UHF3_swaplig_1_newlig_CPCC1_step32_0_4", + "tm_react/MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step2_0_1", + "tm_react/MOBH33_Zn2_Charge1_UHF0_swaplig_2_newlig_CSOOO4_rev_step11_-1_1", + "tm_react/ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_FCFFSOOO7_rev_step3_-1_5", + "tm_react/ROST59_Pb4_Charge0_UHF0_swaplig_3_newlig_FCFCFFF1_rev_step13_0_1", + "tm_react/MOBH35_Co2_Charge2_UHF3_swaplig_0_newlig_SeCN2_rev_step7_2_4", + "tm_react/ROST31_Ca2_Charge2_UHF0_swaplig_0_newlig_CCCCH23_step8_-2_1", + "tm_react/ROST52_Dy3_Charge1_UHF5_swaplig_1_newlig_Brc1ccccc1COO9_rev_step0_-1_6", + "tm_react/ROST33_Re4_Charge1_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_-1_4", + "tm_react/MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_CNCCO4_rev_step24_3_1", + "tm_react/MOBH10_Rb1Nb5_Charge2_UHF0_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step10_2_1", + "tm_react/ROST14_Pm3_Charge0_UHF4_swaplig_2_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step7_0_5", + "tm_react/MOBH13_Sc3_Charge1_UHF0_swaplig_1_newlig_ClCClClCOO6_step12_1_1", + "tm_react/MOR27_W4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step29_2_3", + "tm_react/ROST34_V2_Charge1_UHF3_swaplig_0_newlig_NCNCN0_rev_step28_-1_4", + "tm_react/MOBH5_Pb2_Charge1_UHF0_swaplig_0_newlig_C1CCOC13_step6_1_1", + "tm_react/MOR39_Fe3Lu3_Charge4_UHF5_swaplig_0_newlig_Nc1ccncc14_rev_step0_4_6", + "tm_react/MOBH23_Os4_Charge1_UHF4_swaplig_0_newlig_COPOCOC2_step3_1_5", + "tm_react/MOBH32_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCPCCCCCC3_rev_step8_-1_8", + "tm_react/MOR11_Pd4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step1_2_5", + "tm_react/ROST34_Pt2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_step31_-1_3", + "tm_react/MOR5_Eu3_Charge2_UHF6_swaplig_2_newlig_CCNCSNCC4_step7_2_7", + "tm_react/MOR12_Bi3_Charge3_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step6_3_1", + "tm_react/MOR30_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_step36_2_3", + "tm_react/MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_N1CCNC13_step17_4_1", + "tm_react/MOR19_Lu3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step4_2_1", + "tm_react/MOBH31_Pb2_Charge0_UHF0_swaplig_0_newlig_CH30_rev_step8_0_1", + "tm_react/MOR20_V3_Charge2_UHF2_swaplig_1_newlig_CCOCC2_step9_2_3", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step42_2_3", + "tm_react/MOR26_Ce4_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step5_2_1", + "tm_react/MOR26_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_rev_step5_1_2", + "tm_react/MOBH29_Ce4_Charge1_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step14_1_1", + "tm_react/ROST41_Rh3_Charge1_UHF4_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step15_1_5", + "tm_react/MOR11_Cu2_Charge0_UHF1_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step27_0_2", + "tm_react/MOBH13_Al3_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_step8_1_1", + "tm_react/ROST31_Tl3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step11_-1_1", + "tm_react/MOR2_Nd3_Charge3_UHF3_swaplig_1_newlig_CNCCCO5_step1_3_4", + "tm_react/MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_O0_rev_step18_2_1", + "tm_react/MOBH4_V2_Charge2_UHF3_swaplig_0_newlig_CCCCO4_step5_-2_4", + "tm_react/MOR14_Mg2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_step30_0_1", + "tm_react/ROST52_Ru3_Charge1_UHF5_swaplig_1_newlig_CCCO3_rev_step2_-1_6", + "tm_react/MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step9_1_4", + "tm_react/MOBH7_Pm3_Charge2_UHF4_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step17_2_6", + "tm_react/MOR40_Co3Pb4_Charge0_UHF4_swaplig_0_newlig_F0_step9_0_5", + "tm_react/MOR12_Pb2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_step8_2_1", + "tm_react/ROST41_Pb2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step11_0_1", + "tm_react/ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CNCPONCCNCC4_step2_1_5", + "tm_react/MOBH24_Sn4_Charge3_UHF0_swaplig_0_newlig_C1CCOC13_step13_3_1", + "tm_react/MOR23a_Co3_Charge2_UHF4_swaplig_0_newlig_CNCCO4_rev_step4_2_5", + "tm_react/MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_FTeFFFFO6_step40_2_6", + "tm_react/MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step8_-1_1", + "tm_react/MOR39_Pr3Sc3_Charge4_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step8_4_3", + "tm_react/MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step31_2_1", + "tm_react/MOBH33_Cu2_Charge1_UHF1_swaplig_1_newlig_NCc1ccncc15_rev_step27_-1_2", + "tm_react/MOR24_Pm3_Charge1_UHF4_swaplig_1_newlig_CN1CCNC14_step6_-1_5", + "tm_react/MOBH31_Ba2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step3_0_1", + "tm_react/MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CNCSNC3_rev_step14_4_1", + "tm_react/MOR11_Pd0_Charge2_UHF0_swaplig_2_newlig_Oc1ccccc1COO9_step3_-2_1", + "tm_react/MOR7_Ti4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step1_4_1", + "tm_react/ROST53_Ir4_Charge0_UHF5_swaplig_0_newlig_NCNCN0_step3_0_6", + "tm_react/MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_SC1NCCN10_rev_step5_2_6", + "tm_react/MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_CN1CCCNCC1O8_rev_step2_2_6", + "tm_react/ROST34_Fe3_Charge0_UHF5_swaplig_0_newlig_CC1CCCCN16_step18_0_6", + "tm_react/ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_CSCO1_step34_0_1", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_0_newlig_NCNO3_step35_4_1", + "tm_react/MOR1_Ca2_Charge2_UHF0_swaplig_0_newlig_OC1_rev_step0_2_1", + "tm_react/MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_step18_1_5", + "tm_react/ROST40_Ni2_Charge0_UHF2_swaplig_0_newlig_COCCOC14_step28_0_3", + "tm_react/MOR14_Ni2_Charge0_UHF2_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_step69_0_3", + "tm_react/MOBH8_Gd3_Charge1_UHF7_swaplig_0_newlig_CN1CSeNc2ccccc123_step17_-1_8", + "tm_react/ROST21_Ce4_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_step4_2_1", + "tm_react/ROST14_Ce3_Charge0_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step18_0_2", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step55_2_1", + "tm_react/ROST40_In3_Charge1_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step2_1_1", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_0_newlig_CCOCC2_rev_step11_3_3", + "tm_react/MOR35_Re4_Charge4_UHF3_swaplig_1_newlig_NC1Nc2ccccc2S12_step10_4_4", + "tm_react/MOR19_Lu3_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_step7_2_1", + "tm_react/MOBH13_Ti4_Charge2_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step18_2_1", + "tm_react/MOR22_Ga3Eu3_Charge4_UHF6_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step18_4_7", + "tm_react/ROST59_Co3_Charge1_UHF4_swaplig_4_newlig_c1ccccc1Nc1ccccc16_rev_step10_-1_5", + "tm_react/MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_c1ccncc13_rev_step23_0_5", + "tm_react/MOBH15_Al3_Charge0_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step7_0_1", + "tm_react/MOR33_Ga3_Charge3_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step6_3_1", + "tm_react/MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_O0_rev_step27_1_1", + "tm_react/MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_CCCCH23_step18_0_5", + "tm_react/ROST26_Ga3_Charge1_UHF0_swaplig_1_newlig_Cl0_rev_step21_1_1", + "tm_react/MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CCCPCCCCCC3_step8_4_5", + "tm_react/MOR19_Pm3_Charge2_UHF4_swaplig_0_newlig_CSCO3_rev_step11_2_5", + "tm_react/MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_step46_1_6", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CC1CCCCN16_rev_step17_2_6", + "tm_react/MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step5_2_1", + "tm_react/ROST15_Tm3_Charge0_UHF2_swaplig_1_newlig_CNCCONCC4_step3_0_3", + "tm_react/MOR5_Ca2_Charge1_UHF0_swaplig_0_newlig_CNCSNC3_step13_1_1", + "tm_react/MOR13_Ir3_Charge2_UHF4_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step6_2_5", + "tm_react/MOR35_Sn4_Charge4_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step22_4_1", + "tm_react/MOR23_In3_Charge2_UHF0_swaplig_2_newlig_OCN2_step18_2_1", + "tm_react/MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step39_2_1", + "tm_react/MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccn16_rev_step8_2_3", + "tm_react/MOR23_Zr4_Charge3_UHF0_swaplig_2_newlig_CH2c1ccccc10_step10_3_1", + "tm_react/MOR7_Pt4_Charge4_UHF4_swaplig_0_newlig_Brc1cccnc15_rev_step11_4_5", + "tm_react/MOBH4_In3_Charge1_UHF0_swaplig_0_newlig_CCCCO4_rev_step22_-1_1", + "tm_react/MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_CSC1_rev_step14_-1_1", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step5_0_3", + "tm_react/MOBH34_Mn4_Charge2_UHF3_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step7_2_4", + "tm_react/MOR41_W4_Charge0_UHF2_swaplig_2_newlig_On1ccccc10_step18_0_4", + "tm_react/ROST15_Mg2_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step20_-1_1", + "tm_react/MOR31_Zn2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step9_0_1", + "tm_react/MOBH3_Ir4_Charge0_UHF5_swaplig_0_newlig_FBFFF0_step10_0_6", + "tm_react/MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_CN1CCCNC1ON5_step20_2_5", + "tm_react/MOBH28_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCO3_rev_step1_1_1", + "tm_react/MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_step42_4_1", + "tm_react/ROST15_Mg2_Charge1_UHF0_swaplig_1_newlig_CSC1_step31_-1_1", + "tm_react/MOR34_Tb3_Charge3_UHF6_swaplig_0_newlig_CCNO3_rev_step36_3_7", + "tm_react/ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_SCN2_step30_0_1", + "tm_react/ROST34_Mo4_Charge1_UHF2_swaplig_0_newlig_ONOO3_step33_1_3", + "tm_react/MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_SC1NCCN10_rev_step29_4_3", + "tm_react/MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_CPCC1_rev_step0_1_5", + "tm_react/ROST26_Lu3_Charge1_UHF0_swaplig_1_newlig_ONO2_step9_1_1", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_CC1NCCN12_rev_step1_0_3", + "tm_react/MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_SCN2_step9_2_5", + "tm_react/MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_F0_step24_2_1", + "tm_react/ROST34_Pr3_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step21_0_3", + "tm_react/ROST15_Y3_Charge0_UHF0_swaplig_1_newlig_CC1NCCN12_step11_0_1", + "tm_react/MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step17_1_5", + "tm_react/MOR34_Fe3_Charge3_UHF5_swaplig_0_newlig_CNCCCO5_rev_step1_3_6", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_2_newlig_CC1NCCN12_step8_4_1", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step29_0_1", + "tm_react/MOR12_Sr2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step7_2_1", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step33_2_6", + "tm_react/MOR20_Ce3_Charge2_UHF1_swaplig_2_newlig_ONO2_step3_2_2", + "tm_react/MOR28_Dy3_Charge1_UHF5_swaplig_0_newlig_CCCCH23_step23_1_6", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step32_0_1", + "tm_react/MOR40_Sm3V3_Charge1_UHF7_swaplig_0_newlig_OC1NSOOc2ccccc122_step11_-1_8", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step6_0_1", + "tm_react/MOR19_Pr3_Charge2_UHF2_swaplig_1_newlig_CNCPONCCNCC4_rev_step5_2_3", + "tm_react/MOR7_Os4_Charge4_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step9_4_5", + "tm_react/MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_Sc1ccccc10_step9_0_3", + "tm_react/MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_Sc1ccccc10_step8_0_4", + "tm_react/ROST34_Pb2_Charge1_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step26_-1_1", + "tm_react/MOR20_Pm3_Charge2_UHF4_swaplig_0_newlig_SC1NCCN10_step11_2_5", + "tm_react/MOR18_Rh3_Charge2_UHF4_swaplig_1_newlig_N1CNc2ccccc122_rev_step15_2_5", + "tm_react/ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_Cl0_rev_step9_-1_5", + "tm_react/ROST26_V3_Charge1_UHF2_swaplig_0_newlig_S1CCCC1c1ccccn1310_rev_step25_1_3", + "tm_react/MOR39_Pm3Sm3_Charge4_UHF9_swaplig_0_newlig_Cc1ccncc14_rev_step27_4_10", + "tm_react/MOBH28_Sm3_Charge2_UHF5_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step16_2_6", + "tm_react/ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_CH30_rev_step12_-1_5", + "tm_react/MOR19_Sn4_Charge3_UHF0_swaplig_0_newlig_CSCO1_rev_step16_3_1", + "tm_react/MOR21_Co3_Charge2_UHF4_swaplig_0_newlig_OSOOO3_step27_-2_5", + "tm_react/ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_CC1NCCN12_step6_2_1", + "tm_react/ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_Br0_step18_0_6", + "tm_react/MOBH35_Be2_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step6_2_1", + "tm_react/ROST14_Mg2_Charge1_UHF0_swaplig_2_newlig_CNCCNNCC4_step25_-1_1", + "tm_react/MOR28_Tb3_Charge1_UHF6_swaplig_0_newlig_ClCH21_step6_1_7", + "tm_react/MOBH26_Zn2_Charge0_UHF0_swaplig_3_newlig_COCO2_step5_0_1", + "tm_react/MOBH24_V2_Charge1_UHF3_swaplig_1_newlig_CN1CCNC14_step5_1_4", + "tm_react/MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step9_0_5", + "tm_react/MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_NCOc1cccnc17_rev_step9_4_6", + "tm_react/MOR33_Ga3_Charge3_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step25_3_1", + "tm_react/MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_CCCCCC5_step18_1_5", + "tm_react/MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_NCNCN0_rev_step19_0_6", + "tm_react/MOBH26_Pd2_Charge0_UHF2_swaplig_1_newlig_CC1CCNN1C4_step0_0_3", + "tm_react/MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_CNCCO4_rev_step27_4_5", + "tm_react/ROST31_Ga3_Charge1_UHF0_swaplig_0_newlig_CO1_rev_step10_-1_1", + "tm_react/ROST16_Eu2_Charge2_UHF7_swaplig_0_newlig_BH3CN2_rev_step8_-2_8", + "tm_react/MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_CPCc1ccccc11_step5_0_1", + "tm_react/ROST41_Pb2_Charge0_UHF0_swaplig_0_newlig_COCCOC14_rev_step27_0_1", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step12_0_3", + "tm_react/MOR41_Hf4_Charge0_UHF0_swaplig_1_newlig_CCCN3_rev_step75_0_1", + "tm_react/MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccn16_rev_step12_3_1", + "tm_react/MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_CCc1ccccc10_step19_0_5", + "tm_react/MOR31_Be2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step18_0_1", + "tm_react/MOR19_Tc4_Charge3_UHF3_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step12_3_4", + "tm_react/MOBH9_Sm3_Charge1_UHF5_swaplig_0_newlig_O0_rev_step7_-1_6", + "tm_react/MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1_rev_step38_2_5", + "tm_react/MOBH10_Tl1Nb5_Charge2_UHF0_swaplig_1_newlig_CCCO3_step8_2_1", + "tm_react/MOR5_Os4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step30_3_5", + "tm_react/ROST26_Zn2_Charge0_UHF0_swaplig_1_newlig_CH30_step3_0_1", + "tm_react/ROST24_Hg1_Charge1_UHF1_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step12_1_2", + "tm_react/ROST41_Ir3_Charge1_UHF4_swaplig_0_newlig_CPCc1ccccc1PCC19_step26_1_5", + "tm_react/MOBH32_Pd4_Charge1_UHF4_swaplig_0_newlig_Nc1ccccc10_rev_step6_1_5", + "tm_react/MOR41_Mn3_Charge1_UHF4_swaplig_0_newlig_NC1_step4_-1_5", + "tm_react/MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_CC1CCNN1C4_rev_step24_3_1", + "tm_react/MOBH29_Fe3_Charge0_UHF5_swaplig_1_newlig_FCFF1_rev_step12_0_6", + "tm_react/MOBH13_Ru4_Charge2_UHF4_swaplig_0_newlig_NCc1cccnc16_rev_step5_2_5", + "tm_react/MOBH28_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step6_1_3", + "tm_react/MOBH4_Cd2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step9_-2_1", + "tm_react/ROST14_Dy3_Charge0_UHF5_swaplig_1_newlig_OC1CCCCCN10_rev_step1_0_6", + "tm_react/MOR30_Os4_Charge2_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step17_2_5", + "tm_react/MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_S1CCNC13_rev_step2_4_5", + "tm_react/MOBH8_Bi3_Charge1_UHF0_swaplig_0_newlig_CSCO3_step3_-1_1", + "tm_react/ROST41_Ce4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step24_2_1", + "tm_react/MOR30_Sn2_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step5_0_1", + "tm_react/MOR21_Ga3_Charge2_UHF0_swaplig_0_newlig_N2c1ccccc10_rev_step6_-2_1", + "tm_react/MOR28_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCCCC5_step21_1_7", + "tm_react/MOBH33_Fe2_Charge1_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_rev_step9_-1_5", + "tm_react/MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step6_0_1", + "tm_react/MOR40_Rh3Tc4_Charge0_UHF7_swaplig_0_newlig_OCO2_rev_step26_0_8", + "tm_react/MOBH34_Pt4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step8_2_5", + "tm_react/MOR35_Ti3_Charge3_UHF1_swaplig_1_newlig_CO1_rev_step4_3_2", + "tm_react/MOR29_Pb4_Charge2_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step6_2_1", + "tm_react/MOBH11_Ta5_Charge2_UHF0_swaplig_0_newlig_O20_step10_2_1", + "tm_react/MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_CNCCCO5_step16_0_5", + "tm_react/MOR40_Sc3Zr4_Charge0_UHF0_swaplig_1_newlig_CCCCO4_rev_step2_0_1", + "tm_react/MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step12_1_1", + "tm_react/MOR28_Pr3_Charge1_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step10_1_3", + "tm_react/MOR18_Tc4_Charge3_UHF3_swaplig_0_newlig_CN1CCNCC1Se7_step3_3_4", + "tm_react/ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_Cl0_step3_-1_1", + "tm_react/ROST24_Zn2_Charge2_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step1_2_1", + "tm_react/MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_CCO1_rev_step9_2_4", + "tm_react/MOBH15_Eu3_Charge0_UHF6_swaplig_0_newlig_SC1NCCCN10_rev_step22_0_7", + "tm_react/MOBH12_Ce4_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step4_0_1", + "tm_react/ROST33_Fe3_Charge2_UHF5_swaplig_0_newlig_OCN2_step4_-2_6", + "tm_react/MOBH12_Sn4_Charge0_UHF0_swaplig_2_newlig_O20_rev_step0_0_1", + "tm_react/ROST15_Ru3_Charge0_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step3_0_6", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_NCNCN0_step15_0_4", + "tm_react/ROST16_Pb4_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step9_0_1", + "tm_react/ROST26_Ti3_Charge1_UHF1_swaplig_1_newlig_OCN2_rev_step0_1_2", + "tm_react/MOR39_Ru3Al3_Charge4_UHF5_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step28_4_6", + "tm_react/MOR27_Pr3_Charge1_UHF2_swaplig_0_newlig_CCO1_rev_step5_1_3", + "tm_react/MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_OCN2_rev_step29_0_5", + "tm_react/MOR17_In3_Charge2_UHF0_swaplig_0_newlig_NH3CCOO4_step19_2_2", + "tm_react/MOBH26_Eu3_Charge1_UHF6_swaplig_0_newlig_c1ccncc13_step1_1_7", + "tm_react/MOR28_Pd4_Charge2_UHF4_swaplig_0_newlig_CC1CCCCN16_rev_step25_2_5", + "tm_react/MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_step8_2_5", + "tm_react/MOR26_Eu3_Charge1_UHF6_swaplig_0_newlig_CCOO3_rev_step2_1_7", + "tm_react/ROST59_Al3_Charge1_UHF0_swaplig_2_newlig_Clc1ccccc1CH27_rev_step5_-1_1", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_I0_step7_2_1", + "tm_react/MOR23a_Nd3_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step0_2_4", + "tm_react/MOBH29_Y3_Charge0_UHF0_swaplig_0_newlig_FCFF1_step3_0_1", + "tm_react/ROST15_Fe3_Charge0_UHF5_swaplig_0_newlig_Clc1ccccc1CH27_rev_step17_0_6", + "tm_react/MOR11_Mo4_Charge2_UHF2_swaplig_1_newlig_OC1NCCON1c1ccccc1c1ccccc16_step16_2_3", + "tm_react/MOBH23_Mo6_Charge3_UHF0_swaplig_0_newlig_SC1NCCCN10_step15_3_1", + "tm_react/MOBH10_Ag1Ta5_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step9_2_1", + "tm_react/MOBH5_Ni2_Charge1_UHF2_swaplig_0_newlig_NCc1ccncc15_step14_1_3", + "tm_react/ROST33_Yb3_Charge2_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step18_-2_2", + "tm_react/ROST59_Au3_Charge1_UHF2_swaplig_1_newlig_NCNS3_step4_-1_3", + "tm_react/ROST14_W6_Charge3_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step8_3_1", + "tm_react/ROST59_Re4_Charge0_UHF3_swaplig_2_newlig_SCN0_rev_step6_0_4", + "tm_react/MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_Fc1ccccc14_rev_step8_-1_1", + "tm_react/MOR40_Ir3Sc3_Charge1_UHF4_swaplig_0_newlig_CCCCH23_rev_step10_-1_5", + "tm_react/MOR12_Tb3_Charge3_UHF6_swaplig_1_newlig_CN1CCNC14_rev_step11_3_7", + "tm_react/MOBH28_Pm3_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_step9_2_5", + "tm_react/ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_SC1NCCCC10_step30_0_5", + "tm_react/ROST34_Pd2_Charge1_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step20_-1_3", + "tm_react/ROST16_Ce4_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step6_0_1", + "tm_react/MOBH5_Hf4_Charge3_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step1_3_1", + "tm_react/MOBH13_Fe3_Charge1_UHF5_swaplig_0_newlig_CNCCSNCC4_step14_1_6", + "tm_react/MOR33_Fe3_Charge3_UHF5_swaplig_0_newlig_CSCO3_rev_step13_3_6", + "tm_react/MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_S1CCNC13_step12_2_8", + "tm_react/MOBH25_Ca2_Charge1_UHF0_swaplig_1_newlig_CPCC1_rev_step6_1_1", + "tm_react/ROST52_In3_Charge1_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step11_-1_1", + "tm_react/MOBH25_Cr2_Charge1_UHF4_swaplig_1_newlig_CC1NCCN12_rev_step5_1_5", + "tm_react/MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_FCFFCOO6_rev_step18_2_1", + "tm_react/ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_step17_-1_5", + "tm_react/ROST52_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCCPNCCCCCCCC5_step7_-1_6", + "tm_react/MOR34_Ga3_Charge3_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step13_3_1", + "tm_react/ROST59_V3_Charge1_UHF2_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step1_-1_3", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_Sec1ccccc10_step88_0_3", + "tm_react/MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_step6_0_3", + "tm_react/MOR35_Gd3_Charge3_UHF7_swaplig_0_newlig_N1CCNC13_step8_3_8", + "tm_react/MOBH4_Pt2_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step5_-2_3", + "tm_react/MOR12_Nd3_Charge3_UHF3_swaplig_1_newlig_CNCCN4_rev_step10_3_4", + "tm_react/MOR2_Mn2_Charge2_UHF5_swaplig_1_newlig_CC1NCCN12_rev_step0_2_6", + "tm_react/ROST53_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_rev_step11_0_1", + "tm_react/MOR19_Au3_Charge2_UHF2_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step18_2_3", + "tm_react/MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_CH2c1ccccc10_rev_step51_2_1", + "tm_react/ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step24_-2_5", + "tm_react/ROST29_Pm3_Charge0_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_step7_0_5", + "tm_react/ROST15_Mg2_Charge1_UHF0_swaplig_2_newlig_CSC1_step3_-1_1", + "tm_react/MOR1_Ba2_Charge2_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_rev_step4_2_1", + "tm_react/MOBH12_Hf4_Charge0_UHF0_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_rev_step12_0_1", + "tm_react/MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_CH30_step25_2_6", + "tm_react/MOBH28_Ga3_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_step5_2_1", + "tm_react/ROST35_Ga3_Charge2_UHF0_swaplig_0_newlig_Fc1ccccc14_rev_step6_-2_1", + "tm_react/MOR5_Ti4_Charge3_UHF0_swaplig_0_newlig_CCPCCCC2_step3_3_1", + "tm_react/MOR23a_Lu3_Charge2_UHF0_swaplig_2_newlig_OClOOO4_step8_2_1", + "tm_react/MOR41_Cr3_Charge1_UHF3_swaplig_2_newlig_Fc1cFcFcScFc1F7_rev_step1_-1_4", + "tm_react/MOR35_Rh3_Charge3_UHF4_swaplig_0_newlig_Nc1ccccn16_rev_step7_3_5", + "tm_react/ROST26_Gd3_Charge1_UHF7_swaplig_1_newlig_Br0_rev_step23_1_8", + "tm_react/MOR38_Ru4_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_rev_step12_4_5", + "tm_react/MOR39_V3Au3_Charge4_UHF4_swaplig_0_newlig_COPOCOC2_rev_step6_4_5", + "tm_react/ROST40_Pb4_Charge2_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step35_2_1", + "tm_react/MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_c1ccccc13_step8_0_1", + "tm_react/MOR33_Pm3_Charge3_UHF4_swaplig_0_newlig_c1ccncc13_rev_step29_3_5", + "tm_react/MOR24_Tm3_Charge1_UHF2_swaplig_1_newlig_CNCCN4_step4_-1_3", + "tm_react/MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_CCCO3_rev_step6_3_5", + "tm_react/MOBH15_Ga3_Charge0_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step11_0_1", + "tm_react/ROST52_Tb3_Charge1_UHF6_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step10_-1_7", + "tm_react/ROST37_Hf4_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step11_1_1", + "tm_react/ROST13_Bi3_Charge1_UHF0_swaplig_1_newlig_CCCO3_step31_1_1", + "tm_react/MOBH5_Fe3_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step0_2_6", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_step85_0_4", + "tm_react/ROST34_Au3_Charge0_UHF2_swaplig_0_newlig_SCN0_step25_0_3", + "tm_react/MOR27_Ce3_Charge1_UHF1_swaplig_0_newlig_Sc1ccccc10_rev_step18_1_2", + "tm_react/MOR41_Sc3_Charge1_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step5_-1_1", + "tm_react/ROST41_Co3_Charge1_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_rev_step41_1_5", + "tm_react/MOBH9_Ir3_Charge1_UHF4_swaplig_0_newlig_CN1CCCNC1ON5_step6_-1_5", + "tm_react/MOBH12_Zr4_Charge0_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step1_0_1", + "tm_react/MOR35_Pb4_Charge4_UHF0_swaplig_1_newlig_NH3CCOO4_step5_4_1", + "tm_react/ROST26_Cr3_Charge1_UHF3_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step22_1_4", + "tm_react/MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_SCN0_step10_2_6", + "tm_react/MOBH31_Ce4_Charge2_UHF0_swaplig_0_newlig_CCCCO4_rev_step18_2_1", + "tm_react/MOR23_Dy3_Charge2_UHF5_swaplig_0_newlig_CCNO3_step8_2_6", + "tm_react/ROST26_Sr2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc119_step2_0_1", + "tm_react/MOR28_W4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step21_2_3", + "tm_react/MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CC1NCCN12_rev_step30_4_5", + "tm_react/MOBH13_Pm3_Charge1_UHF4_swaplig_1_newlig_CSiCC1_rev_step23_1_5", + "tm_react/MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_OClOOO4_rev_step11_0_5", + "tm_react/MOR5_Ru4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step43_3_5", + "tm_react/MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_CCCCO4_step23_0_3", + "tm_react/ROST14_Ir3_Charge0_UHF4_swaplig_1_newlig_NCOc1cccnc17_rev_step1_0_5", + "tm_react/MOR34_Pb4_Charge4_UHF0_swaplig_1_newlig_NCNS3_step7_4_1", + "tm_react/MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_SCN0_step35_0_1", + "tm_react/ROST45_Ir4_Charge2_UHF5_swaplig_0_newlig_c1ccccc13_rev_step8_2_6", + "tm_react/ROST13_Tl3_Charge1_UHF0_swaplig_1_newlig_CCCO3_step23_1_1", + "tm_react/MOR1_Pd2_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_rev_step3_2_3", + "tm_react/MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step22_1_1", + "tm_react/MOR28_Ce3_Charge1_UHF1_swaplig_0_newlig_CH30_rev_step13_1_2", + "tm_react/MOBH33_Ir4_Charge1_UHF5_swaplig_1_newlig_CSCO1_step13_1_6", + "tm_react/MOR34_Ru4_Charge4_UHF4_swaplig_1_newlig_SC1NCCCC10_rev_step16_4_5", + "tm_react/MOR28_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step9_1_3", + "tm_react/MOR33_Yb3_Charge3_UHF1_swaplig_0_newlig_NCNS3_step17_3_2", + "tm_react/MOR41_Gd3_Charge1_UHF7_swaplig_1_newlig_NC1Nc2ccccc2S12_step22_-1_8", + "tm_react/MOBH4_Fe3_Charge1_UHF5_swaplig_0_newlig_I0_rev_step26_-1_6", + "tm_react/MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step16_0_5", + "tm_react/MOBH25_Fe2_Charge1_UHF4_swaplig_1_newlig_CCCO3_rev_step6_1_5", + "tm_react/ROST40_Ru4_Charge2_UHF4_swaplig_0_newlig_CPCCCPCC15_rev_step1_2_5", + "tm_react/MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step19_1_1", + "tm_react/MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_step7_2_5", + "tm_react/MOBH17_Mo4_Charge4_UHF2_swaplig_0_newlig_O0_rev_step25_4_3", + "tm_react/MOR31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step24_2_3", + "tm_react/MOR40_Cr3Pd4_Charge0_UHF7_swaplig_0_newlig_NCNCN0_rev_step19_0_8", + "tm_react/MOR31_W4_Charge2_UHF2_swaplig_0_newlig_BH3CN2_step8_2_3", + "tm_react/MOBH27_Sc3_Charge2_UHF0_swaplig_0_newlig_CN1CSeNc2ccccc123_step8_2_2", + "tm_react/MOR5_La3_Charge2_UHF0_swaplig_2_newlig_N0_rev_step32_2_1", + "tm_react/MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step24_2_5", + "tm_react/MOR5_V3_Charge2_UHF2_swaplig_1_newlig_Clc1cccnc15_step0_2_3", + "tm_react/MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_rev_step2_-1_1", + "tm_react/MOBH5_Sc3_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step7_2_1", + "tm_react/MOBH13_Lu3_Charge1_UHF0_swaplig_1_newlig_OCN2_step36_1_1", + "tm_react/MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_FCFF1_rev_step4_0_1", + "tm_react/MOBH12_Ce4_Charge0_UHF0_swaplig_1_newlig_CSC1_step13_0_1", + "tm_react/ROST37_Sc3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step9_0_1", + "tm_react/MOR23a_Sc3_Charge2_UHF0_swaplig_0_newlig_CNCSNC3_rev_step17_2_1", + "tm_react/MOBH26_Gd3_Charge1_UHF7_swaplig_0_newlig_CCN2_step3_1_8", + "tm_react/MOBH4_Nd3_Charge1_UHF3_swaplig_0_newlig_ONO2_rev_step8_-1_4", + "tm_react/MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Fc1ccccc14_step10_1_1", + "tm_react/MOBH28_Ti3_Charge2_UHF1_swaplig_0_newlig_CSiCCCC5_step5_2_2", + "tm_react/MOR5_Pd2_Charge1_UHF2_swaplig_2_newlig_CO1_rev_step0_1_3", + "tm_react/MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_Clc1ccccc1CH27_rev_step18_1_3", + "tm_react/ROST41_Sc3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step15_1_1", + "tm_react/ROST34_Fe2_Charge1_UHF4_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step18_-1_5", + "tm_react/ROST34_Ti4_Charge1_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step34_1_1", + "tm_react/MOR19_Pm3_Charge2_UHF4_swaplig_1_newlig_SC1NCCN10_step1_2_5", + "tm_react/MOR26_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step23_2_4", + "tm_react/MOR21_Ti3_Charge2_UHF1_swaplig_0_newlig_OSOOO3_step53_-2_2", + "tm_react/MOR19_Sn4_Charge3_UHF0_swaplig_0_newlig_CNCNO4_rev_step7_3_1", + "tm_react/ROST40_Pt4_Charge2_UHF4_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step6_2_5", + "tm_react/MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_step27_2_1", + "tm_react/MOBH28_Sr2_Charge1_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step25_1_1", + "tm_react/MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_N0_step10_1_1", + "tm_react/MOBH26_Eu2_Charge0_UHF7_swaplig_1_newlig_NSc1ccccc1c1ccccc10_rev_step3_0_8", + "tm_react/MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_step16_2_4", + "tm_react/MOBH4_Mo4_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_rev_step8_0_3", + "tm_react/MOR7_Pb4_Charge4_UHF0_swaplig_0_newlig_NCc1ccccc10_step6_4_1", + "tm_react/ROST41_Ir4_Charge2_UHF5_swaplig_0_newlig_NNCNS04_step18_2_6", + "tm_react/MOR41_Ce3_Charge1_UHF1_swaplig_0_newlig_CCCCH23_rev_step8_-1_2", + "tm_react/MOBH4_Zr4_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step11_0_1", + "tm_react/ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step0_2_1", + "tm_react/MOR23a_La3_Charge2_UHF0_swaplig_0_newlig_O0_step14_2_1", + "tm_react/MOBH13_Bi3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step9_1_1", + "tm_react/MOR26_In3_Charge1_UHF0_swaplig_0_newlig_ONO2_rev_step1_1_1", + "tm_react/ROST22_Ce4_Charge1_UHF0_swaplig_0_newlig_SC1NCCCN10_step7_1_1", + "tm_react/MOR20_Pm3_Charge2_UHF4_swaplig_1_newlig_CSCO1_rev_step5_2_5", + "tm_react/MOR12_Ti3_Charge3_UHF1_swaplig_1_newlig_CCNO3_rev_step16_3_2", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_I0_step72_2_5", + "tm_react/MOR11_Cd2_Charge0_UHF0_swaplig_2_newlig_NC1_step4_0_1", + "tm_react/MOR19_W4_Charge3_UHF2_swaplig_0_newlig_CPCc1ccccc11_rev_step28_3_3", + "tm_react/MOR30_V2_Charge0_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_step11_0_4", + "tm_react/MOBH19_V2_Charge2_UHF3_swaplig_0_newlig_CNCCN4_rev_step22_2_4", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_rev_step12_2_4", + "tm_react/MOR28_Hf4_Charge2_UHF0_swaplig_0_newlig_CSiCCCC5_step30_2_1", + "tm_react/MOR18_Pm3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step26_2_5", + "tm_react/MOBH11_Ta5_Charge2_UHF0_swaplig_0_newlig_Se20_step49_2_1", + "tm_react/MOBH29_Co3_Charge0_UHF4_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step0_0_5", + "tm_react/MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step13_2_3", + "tm_react/MOR37_Ru4_Charge4_UHF4_swaplig_0_newlig_CO1_rev_step28_4_5", + "tm_react/MOR41_Lu3_Charge1_UHF0_swaplig_2_newlig_Cc1ccccc1SOOO10_step31_-1_1", + "tm_react/MOR29_Sn4_Charge2_UHF0_swaplig_0_newlig_Fc1ccccc14_step26_2_1", + "tm_react/MOR31_Ca2_Charge0_UHF0_swaplig_0_newlig_OCN2_step9_0_1", + "tm_react/MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_C1CCOC13_step4_-1_2", + "tm_react/MOR7_Pb4_Charge4_UHF0_swaplig_1_newlig_SC1NCCCC10_step4_4_1", + "tm_react/MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_CCNCCCOc1cccnc111_step12_-1_2", + "tm_react/MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_N1CNc2ccccc122_rev_step16_2_4", + "tm_react/MOBH28_Pd4_Charge3_UHF4_swaplig_0_newlig_SeCN2_step20_3_5", + "tm_react/ROST26_Cr3_Charge1_UHF3_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step10_1_4", + "tm_react/MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step7_2_1", + "tm_react/MOBH30_Zr4_Charge2_UHF0_swaplig_0_newlig_Cc1ccccn1NSiCCC67_rev_step3_2_1", + "tm_react/ROST32_Ti4_Charge2_UHF0_swaplig_1_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step18_-2_1", + "tm_react/MOR34_V3_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step21_3_3", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step6_2_3", + "tm_react/ROST53_Pt4_Charge0_UHF4_swaplig_0_newlig_SCN0_rev_step22_0_5", + "tm_react/MOR11_Zr4_Charge2_UHF0_swaplig_1_newlig_Fc1cFcFcOcFc1F7_step2_2_1", + "tm_react/ROST34_Pr3_Charge0_UHF2_swaplig_0_newlig_CCCc1ccccCCCc1O12_step11_0_3", + "tm_react/MOBH30_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step24_2_4", + "tm_react/MOR41_Os4_Charge0_UHF4_swaplig_1_newlig_CSCO3_rev_step23_0_5", + "tm_react/MOR18_Ga3_Charge2_UHF0_swaplig_2_newlig_c1ccc2ccccc2c14_step0_2_1", + "tm_react/MOR39_Cr3Lu3_Charge4_UHF3_swaplig_0_newlig_S1CCNC13_rev_step5_4_4", + "tm_react/MOR24_Nd3_Charge1_UHF3_swaplig_1_newlig_CNCCNNCC4_rev_step2_-1_4", + "tm_react/ROST32_W4_Charge2_UHF2_swaplig_1_newlig_CCOO3_rev_step2_-2_3", + "tm_react/MOR11_Cu2_Charge0_UHF1_swaplig_2_newlig_SCN2_rev_step11_0_2", + "tm_react/ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_CCNCSNCC4_step12_-1_3", + "tm_react/MOR5_Y3_Charge2_UHF0_swaplig_2_newlig_C1CCOC13_rev_step15_2_1", + "tm_react/MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_BH3CN2_rev_step18_2_5", + "tm_react/MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step20_0_1", + "tm_react/MOR35_Bi3_Charge3_UHF0_swaplig_0_newlig_CNCNO4_rev_step7_3_1", + "tm_react/MOBH13_Mn3_Charge1_UHF4_swaplig_0_newlig_Nc1ccccc10_step8_1_5", + "tm_react/MOBH10_Au1V5_Charge2_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step12_2_1", + "tm_react/MOBH33_Ru4_Charge1_UHF4_swaplig_1_newlig_CN1CCNCC1Se7_step14_1_5", + "tm_react/MOR30_Sn2_Charge0_UHF0_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step18_0_1", + "tm_react/MOR22_Sc3Rh3_Charge4_UHF4_swaplig_1_newlig_CCNCSNCC4_rev_step0_4_5", + "tm_react/MOR20_In3_Charge2_UHF0_swaplig_2_newlig_Fc1ccccc14_rev_step10_2_1", + "tm_react/ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CSCO3_rev_step27_1_1", + "tm_react/ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_I0_step16_-1_5", + "tm_react/MOR20_Sm3_Charge2_UHF5_swaplig_0_newlig_NCNO3_rev_step11_2_6", + "tm_react/MOBH24_Fe2_Charge1_UHF4_swaplig_0_newlig_CNCCN4_step10_1_5", + "tm_react/MOBH28_Mn3_Charge2_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_step7_2_5", + "tm_react/MOBH34_Os4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step17_2_5", + "tm_react/MOR20_Sn4_Charge3_UHF0_swaplig_1_newlig_CNCCCO5_rev_step8_3_1", + "tm_react/ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step15_1_1", + "tm_react/ROST35_Fe3_Charge2_UHF5_swaplig_0_newlig_Sc1ccccc10_rev_step10_-2_6", + "tm_react/ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_CNCCNNCC4_step6_2_5", + "tm_react/MOR20_Ir3_Charge2_UHF4_swaplig_2_newlig_ClCClCOO5_step16_2_5", + "tm_react/ROST34_Ir4_Charge1_UHF5_swaplig_0_newlig_CCCO3_rev_step31_1_6", + "tm_react/MOR28_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step10_2_1", + "tm_react/MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_COCO2_rev_step32_1_5", + "tm_react/MOBH12_W4_Charge0_UHF2_swaplig_0_newlig_CCCCO4_rev_step19_0_3", + "tm_react/ROST31_Lu3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step15_-1_1", + "tm_react/MOR41_Ce3_Charge1_UHF1_swaplig_1_newlig_NCNS3_rev_step36_-1_2", + "tm_react/ROST26_In3_Charge1_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_rev_step6_1_1", + "tm_react/MOR31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step22_2_3", + "tm_react/MOR3_Pb2_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_rev_step8_2_1", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step17_2_5", + "tm_react/ROST16_Zr4_Charge0_UHF0_swaplig_0_newlig_ClCH21_step15_0_1", + "tm_react/MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step6_1_1", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_SCN2_step81_0_4", + "tm_react/ROST13_Pb2_Charge0_UHF0_swaplig_1_newlig_CCCO3_rev_step22_0_1", + "tm_react/MOR34_Pm3_Charge3_UHF4_swaplig_0_newlig_CCCO3_rev_step47_3_5", + "tm_react/ROST15_Sc3_Charge0_UHF0_swaplig_2_newlig_CSC1_rev_step9_0_1", + "tm_react/MOR33_Gd3_Charge3_UHF7_swaplig_1_newlig_OC1CCCCCN10_step16_3_8", + "tm_react/MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step12_1_5", + "tm_react/MOR39_Ho3Au3_Charge4_UHF6_swaplig_0_newlig_S1CCNC13_rev_step10_4_7", + "tm_react/MOBH10_Cs1V5_Charge2_UHF0_swaplig_1_newlig_OCO2_step19_2_1", + "tm_react/ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_CNHCCc1ccccc19_step2_0_6", + "tm_react/MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_FCFFSOOO7_rev_step6_2_1", + "tm_react/MOR27_Tb3_Charge1_UHF6_swaplig_0_newlig_CCO1_rev_step5_1_7", + "tm_react/ROST1_Ru4_Charge1_UHF4_swaplig_0_newlig_NC1_step9_1_5", + "tm_react/ROST26_Ti2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step26_0_3", + "tm_react/MOR31_Hf4_Charge2_UHF0_swaplig_0_newlig_BH3CN2_rev_step20_2_1", + "tm_react/MOBH25_Cr2_Charge1_UHF4_swaplig_1_newlig_SC1NCCN10_step1_1_5", + "tm_react/MOR18_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCCO5_step2_2_7", + "tm_react/MOBH4_Ni2_Charge2_UHF2_swaplig_0_newlig_On1ccccc10_step15_-2_4", + "tm_react/MOBH9_Er3_Charge1_UHF3_swaplig_0_newlig_CNCNO4_step25_-1_4", + "tm_react/MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step3_0_6", + "tm_react/MOR35_Tl3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step24_3_1", + "tm_react/ROST29_Ga3_Charge0_UHF0_swaplig_0_newlig_SCN0_step12_0_1", + "tm_react/MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_1_6", + "tm_react/MOR40_Sc3Pb2_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step18_-2_1", + "tm_react/MOBH9_La3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccc10_step10_-1_1", + "tm_react/MOR30_V2_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step7_0_4", + "tm_react/MOR8_Au3_Charge2_UHF2_swaplig_1_newlig_CNCCO4_rev_step2_2_3", + "tm_react/ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_NCCN03_step15_1_8", + "tm_react/ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CPCCO4_rev_step12_1_5", + "tm_react/MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_rev_step25_0_2", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_CH2c1ccccc10_step50_0_1", + "tm_react/ROST16_Pd2_Charge2_UHF2_swaplig_0_newlig_Sc1ccccc10_step6_-2_3", + "tm_react/MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_SC1NCCCN10_rev_step0_-1_6", + "tm_react/MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_step11_-2_3", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step49_0_1", + "tm_react/MOBH17_Eu2_Charge2_UHF7_swaplig_0_newlig_NCNO3_rev_step8_2_8", + "tm_react/MOBH4_Co2_Charge2_UHF3_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step2_-2_4", + "tm_react/MOR35_Ce3_Charge3_UHF1_swaplig_1_newlig_NCc1ccncc15_step5_3_2", + "tm_react/ROST34_Re4_Charge1_UHF3_swaplig_0_newlig_OCOc1ccccc12_step3_1_4", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCCO4_rev_step19_2_6", + "tm_react/MOR20_Ru3_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step0_2_6", + "tm_react/MOBH29_Ce3_Charge0_UHF1_swaplig_0_newlig_FTeFFFFO6_step20_0_2", + "tm_react/MOR18_Yb3_Charge2_UHF1_swaplig_0_newlig_CNHCCc1ccccc19_rev_step33_2_2", + "tm_react/MOR6_Yb3_Charge3_UHF1_swaplig_1_newlig_N1CCNC13_rev_step6_3_2", + "tm_react/MOBH13_Pd4_Charge2_UHF4_swaplig_1_newlig_CCCCH23_rev_step6_2_5", + "tm_react/MOR41_Sn4_Charge0_UHF0_swaplig_1_newlig_OC1_rev_step55_0_1", + "tm_react/MOBH33_Sn2_Charge1_UHF0_swaplig_0_newlig_O0_step7_-1_1", + "tm_react/MOR37_W4_Charge4_UHF2_swaplig_0_newlig_SC1NCCN10_rev_step6_4_3", + "tm_react/ROST24_Hg2_Charge2_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step1_2_1", + "tm_react/ROST15_Mn3_Charge0_UHF4_swaplig_2_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step8_0_5", + "tm_react/ROST13_Sm3_Charge1_UHF5_swaplig_1_newlig_NCNO3_rev_step10_1_6", + "tm_react/MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_CC1CCCCN16_step14_1_2", + "tm_react/MOBH35_Ca2_Charge2_UHF0_swaplig_0_newlig_ONOO3_step7_2_1", + "tm_react/MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_O0_rev_step22_-1_1", + "tm_react/MOR41_Y3_Charge1_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step32_-1_1", + "tm_react/MOR33_Al3_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step14_3_1", + "tm_react/MOR35_Pt4_Charge4_UHF4_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step2_4_5", + "tm_react/MOR2_Dy3_Charge3_UHF5_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step7_3_6", + "tm_react/MOR18_Bi3_Charge2_UHF0_swaplig_2_newlig_c1ccccc13_step14_2_1", + "tm_react/MOR28_W4_Charge2_UHF2_swaplig_0_newlig_CH30_step46_2_3", + "tm_react/MOR5_Ti2_Charge1_UHF2_swaplig_2_newlig_CCPCCCC2_step8_1_3", + "tm_react/MOR6_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step13_2_3", + "tm_react/ROST13_Cd2_Charge0_UHF0_swaplig_1_newlig_NH3CCOO4_step7_0_1", + "tm_react/MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_rev_step27_0_2", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step14_0_1", + "tm_react/MOR14_Be2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step27_0_1", + "tm_react/MOBH33_Pt4_Charge1_UHF4_swaplig_2_newlig_CSOOO4_step4_1_5", + "tm_react/MOBH12_Hf4_Charge0_UHF0_swaplig_1_newlig_CSC1_rev_step8_0_1", + "tm_react/MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_FCFCFFF1_step4_2_2", + "tm_react/MOBH31_V2_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc1NOO2_step13_0_4", + "tm_react/MOBH32_Ce4_Charge1_UHF0_swaplig_0_newlig_OC1_step16_1_1", + "tm_react/MOR1_Ca2_Charge2_UHF0_swaplig_1_newlig_N0_rev_step10_2_1", + "tm_react/MOR9_Y3_Charge2_UHF0_swaplig_0_newlig_CSC1_step10_2_1", + "tm_react/MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_CCCO3_step28_2_6", + "tm_react/ROST23_Ca2_Charge2_UHF0_swaplig_0_newlig_COCONN35_rev_step3_2_1", + "tm_react/MOBH14_Eu3_Charge2_UHF6_swaplig_1_newlig_Br0_step16_2_8", + "tm_react/MOR19_Ir3_Charge2_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step15_2_5", + "tm_react/ROST13_Y3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_step19_1_1", + "tm_react/MOR39_Y3Ir3_Charge4_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step12_4_5", + "tm_react/MOR35_Eu3_Charge3_UHF6_swaplig_0_newlig_NCc1ccncc15_step20_3_7", + "tm_react/MOR30_W4_Charge2_UHF2_swaplig_0_newlig_Tec1ccccc10_step7_2_3", + "tm_react/ROST41_Ir4_Charge2_UHF5_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step21_2_6", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_rev_step17_1_2", + "tm_react/MOR37_Ir4_Charge4_UHF5_swaplig_0_newlig_CSCO1_rev_step29_4_6", + "tm_react/MOR18_Ho3_Charge2_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step24_2_5", + "tm_react/MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step6_2_5", + "tm_react/MOR33_In3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step15_3_1", + "tm_react/ROST59_Gd3_Charge1_UHF7_swaplig_4_newlig_CCCO3_rev_step13_-1_8", + "tm_react/ROST35_Cr3_Charge2_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_step4_-2_4", + "tm_react/MOR23_Bi3_Charge2_UHF0_swaplig_1_newlig_CCPCCCC2_rev_step15_2_1", + "tm_react/MOR12_Gd3_Charge3_UHF7_swaplig_0_newlig_NCc1cccnc16_rev_step7_3_8", + "tm_react/MOR31_Ru4_Charge2_UHF4_swaplig_0_newlig_F0_step32_2_5", + "tm_react/ROST59_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_rev_step9_-1_6", + "tm_react/MOR41_Ce3_Charge1_UHF1_swaplig_1_newlig_CN1CCNC1S6_step80_-1_2", + "tm_react/MOBH25_Cd2_Charge1_UHF0_swaplig_1_newlig_NCc1ccncc15_step8_1_1", + "tm_react/MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_FTeFFFFO6_step13_0_5", + "tm_react/MOR39_Au3Rh3_Charge4_UHF6_swaplig_0_newlig_NCNS3_step37_4_7", + "tm_react/ROST26_Lu3_Charge1_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_step7_1_1", + "tm_react/MOBH15_Ru3_Charge0_UHF5_swaplig_0_newlig_OC1CCCCCN10_rev_step10_0_6", + "tm_react/MOBH28_Rh3_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step14_2_5", + "tm_react/MOBH29_Tc4_Charge1_UHF3_swaplig_1_newlig_Br0_step1_1_4", + "tm_react/MOBH12_Re4_Charge0_UHF3_swaplig_1_newlig_CN1CCNCC1Se7_rev_step6_0_4", + "tm_react/MOBH5_Zn2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step14_1_1", + "tm_react/MOBH5_Os4_Charge3_UHF4_swaplig_1_newlig_Nc1ccccc10_step0_3_5", + "tm_react/MOR23a_Lu3_Charge2_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step3_2_1", + "tm_react/MOBH15_Ho3_Charge0_UHF4_swaplig_0_newlig_O0_rev_step48_0_5", + "tm_react/MOR3_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step2_2_3", + "tm_react/ROST26_Pt2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_step13_0_3", + "tm_react/ROST40_Co2_Charge0_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step22_0_4", + "tm_react/MOR5_V2_Charge1_UHF3_swaplig_2_newlig_NCc1ccncc15_rev_step16_1_4", + "tm_react/MOBH29_Tl3_Charge0_UHF0_swaplig_0_newlig_ClCH21_step18_0_1", + "tm_react/MOBH9_Ba2_Charge2_UHF0_swaplig_0_newlig_NCOc1cccnc17_step9_-2_1", + "tm_react/ROST31_In3_Charge1_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step9_-1_1", + "tm_react/MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_CSOOO4_step7_2_1", + "tm_react/MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_rev_step4_2_1", + "tm_react/ROST15_Zn2_Charge1_UHF0_swaplig_1_newlig_CNCCO4_step4_-1_1", + "tm_react/ROST15_Dy3_Charge0_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step13_0_6", + "tm_react/MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step11_1_5", + "tm_react/MOR38_Ir4_Charge4_UHF5_swaplig_0_newlig_CCPCCCC2_rev_step25_4_6", + "tm_react/MOBH12_Os4_Charge0_UHF4_swaplig_0_newlig_CSOOO4_rev_step8_0_5", + "tm_react/MOBH10_Na1Ta5_Charge2_UHF0_swaplig_1_newlig_CSiCCCC5_rev_step6_2_1", + "tm_react/MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_FTeFFFFO6_step13_0_3", + "tm_react/MOR40_Sc3Pt2_Charge2_UHF2_swaplig_1_newlig_OS1ONCOc2ccccc125_step23_-2_3", + "tm_react/MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step40_1_1", + "tm_react/MOBH15_Tl3_Charge0_UHF0_swaplig_0_newlig_N1CCCN14_rev_step3_0_1", + "tm_react/ROST1_Ce3_Charge0_UHF1_swaplig_0_newlig_Br0_step4_0_2", + "tm_react/ROST14_W6_Charge3_UHF0_swaplig_1_newlig_CN1CCNC14_step16_3_1", + "tm_react/MOR21_Mn3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step6_-2_5", + "tm_react/MOR23a_Ru4_Charge3_UHF4_swaplig_2_newlig_CSOOO4_rev_step14_3_5", + "tm_react/MOR39_Ru3Mn3_Charge4_UHF9_swaplig_0_newlig_SC1NCCN10_step28_4_10", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_NCOc1ccncc16_step27_0_1", + "tm_react/MOR23a_Ce3_Charge2_UHF1_swaplig_2_newlig_ClCH21_step2_2_2", + "tm_react/MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step8_2_1", + "tm_react/MOBH33_Pd2_Charge1_UHF2_swaplig_2_newlig_OC1NSOOc2ccccc122_step5_-1_3", + "tm_react/MOR34_Ce4_Charge4_UHF0_swaplig_0_newlig_CSCO3_step20_4_1", + "tm_react/ROST41_Cu2_Charge0_UHF1_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step17_0_2", + "tm_react/MOR19_Ru3_Charge2_UHF5_swaplig_0_newlig_c1ccncc13_rev_step28_2_6", + "tm_react/ROST5_Sn2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step9_2_1", + "tm_react/MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_rev_step31_-1_1", + "tm_react/MOBH12_V4_Charge0_UHF1_swaplig_1_newlig_OC1_step11_0_2", + "tm_react/MOR9_Sc3_Charge2_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step7_2_1", + "tm_react/ROST1_Ba2_Charge1_UHF0_swaplig_0_newlig_I0_rev_step12_-1_1", + "tm_react/MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step6_3_1", + "tm_react/MOR35_Ru3_Charge3_UHF5_swaplig_0_newlig_NCOc1ccncc16_step12_3_6", + "tm_react/MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step16_2_5", + "tm_react/MOBH4_V3_Charge1_UHF2_swaplig_0_newlig_CCO1_rev_step18_-1_3", + "tm_react/MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step1_3_6", + "tm_react/MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_CSCO1_step16_0_1", + "tm_react/MOR40_Tl3Ca2_Charge2_UHF0_swaplig_0_newlig_Cl0_rev_step10_-2_1", + "tm_react/MOR27_Tm3_Charge1_UHF2_swaplig_0_newlig_CH2c1ccccc10_step39_1_3", + "tm_react/MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step39_2_1", + "tm_react/MOR41_Pd4_Charge0_UHF4_swaplig_1_newlig_COPOCOC2_rev_step25_0_5", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_Nc1ccccc10_step31_0_1", + "tm_react/MOR18_Ce4_Charge3_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step41_3_1", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_ONOO3_step0_0_3", + "tm_react/MOBH29_Ce4_Charge1_UHF0_swaplig_1_newlig_CCCCOSiSOCCCCOCCCC6_step6_1_1", + "tm_react/MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step28_4_1", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_rev_step7_0_1", + "tm_react/ROST52_Tl3_Charge1_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_step5_-1_1", + "tm_react/MOR21_Ru3_Charge2_UHF5_swaplig_0_newlig_CCCCN24_step12_-2_6", + "tm_react/MOR34_Ce3_Charge3_UHF1_swaplig_1_newlig_NCc1cccnc16_rev_step30_3_2", + "tm_react/MOR28_La3_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step26_1_1", + "tm_react/ROST26_Mn3_Charge1_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step11_1_5", + "tm_react/ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step40_0_3", + "tm_react/ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_OClOOO4_step35_-1_5", + "tm_react/ROST5_Mn2_Charge2_UHF5_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step0_2_6", + "tm_react/MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step23_-1_1", + "tm_react/ROST34_Zn2_Charge1_UHF0_swaplig_0_newlig_ClCClClCOO6_step7_-1_1", + "tm_react/MOR19_In3_Charge2_UHF0_swaplig_2_newlig_BH3CN2_step10_2_1", + "tm_react/MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step13_0_1", + "tm_react/ROST14_Sc3_Charge0_UHF0_swaplig_0_newlig_c1ccccc13_rev_step8_0_1", + "tm_react/MOBH25_Ce4_Charge3_UHF0_swaplig_1_newlig_CNCNO4_step17_3_1", + "tm_react/MOR2_Lu3_Charge3_UHF0_swaplig_0_newlig_CNCCONCC4_rev_step4_3_1", + "tm_react/MOBH17_Pt4_Charge4_UHF4_swaplig_0_newlig_NCOc1cccnc17_rev_step46_4_5", + "tm_react/MOR6_Ga3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step15_3_1", + "tm_react/MOR39_Lu3Tm3_Charge4_UHF2_swaplig_0_newlig_CCCN3_step0_4_3", + "tm_react/MOBH14_V4_Charge3_UHF1_swaplig_1_newlig_FCFF1_step6_3_3", + "tm_react/ROST29_V4_Charge1_UHF1_swaplig_0_newlig_CCCCO4_step9_1_2", + "tm_react/MOR26_La3_Charge1_UHF0_swaplig_0_newlig_COCO2_rev_step4_1_1", + "tm_react/MOBH3_Ru3_Charge1_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_6", + "tm_react/MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step4_0_6", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_1_newlig_CSC1_rev_step3_1_1", + "tm_react/MOR18_La3_Charge2_UHF0_swaplig_0_newlig_CCO2_step15_2_1", + "tm_react/ROST40_W4_Charge2_UHF2_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step4_2_3", + "tm_react/MOR21_Ru3_Charge2_UHF5_swaplig_0_newlig_C2CCc1ccccc1c1ccccc10_step17_-2_6", + "tm_react/ROST37_Os4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step11_1_5", + "tm_react/ROST15_Cu2_Charge1_UHF1_swaplig_2_newlig_NCNO3_step2_-1_2", + "tm_react/ROST32_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFF1_step19_-2_1", + "tm_react/MOR23_Au3_Charge2_UHF2_swaplig_2_newlig_BH3CN2_step18_2_3", + "tm_react/MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step15_-1_1", + "tm_react/MOR13_Ce3_Charge2_UHF1_swaplig_0_newlig_NCCCN04_rev_step16_2_2", + "tm_react/MOR35_Zr4_Charge4_UHF0_swaplig_0_newlig_O0_step27_4_1", + "tm_react/MOR18_Sn4_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step19_3_1", + "tm_react/ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_NCc1ccccc10_step0_1_5", + "tm_react/MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_c1ccccc13_rev_step10_1_1", + "tm_react/MOBH17_Pd0_Charge0_UHF0_swaplig_0_newlig_CNCPONCCNCC4_step10_0_1", + "tm_react/MOR23a_Tb3_Charge2_UHF6_swaplig_1_newlig_CNCCNNCC4_step5_2_7", + "tm_react/MOR12_Eu2_Charge2_UHF7_swaplig_1_newlig_NCOc1cccnc17_step10_2_8", + "tm_react/MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_CNCSNC3_rev_step40_2_4", + "tm_react/MOR38_W4_Charge4_UHF2_swaplig_0_newlig_NCNS3_rev_step3_4_3", + "tm_react/MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_Brc1cccnc15_rev_step1_4_1", + "tm_react/MOR33_Ir3_Charge3_UHF4_swaplig_1_newlig_OC1CCCCCN10_rev_step8_3_5", + "tm_react/ROST14_In3_Charge0_UHF0_swaplig_2_newlig_NCNO3_rev_step16_0_1", + "tm_react/ROST24_Mg2_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step9_2_1", + "tm_react/MOBH17_Fe2_Charge2_UHF4_swaplig_0_newlig_CSCO3_rev_step21_2_5", + "tm_react/ROST14_Ni2_Charge1_UHF2_swaplig_2_newlig_SC1NCCCN10_rev_step14_-1_3", + "tm_react/MOBH27_Rh3_Charge2_UHF4_swaplig_1_newlig_CCN2_step3_2_6", + "tm_react/ROST14_Pb2_Charge1_UHF0_swaplig_1_newlig_CSC1_step19_-1_1", + "tm_react/MOR29_W4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step9_2_3", + "tm_react/MOR22_Rh3Sm3_Charge4_UHF9_swaplig_0_newlig_SeCN2_rev_step2_4_10", + "tm_react/MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_CSiCCO4_step3_3_1", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step52_0_4", + "tm_react/MOR41_Pt4_Charge0_UHF4_swaplig_1_newlig_CPCCO4_rev_step28_0_5", + "tm_react/ROST29_Pb2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_step0_-1_1", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_2_5", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step52_0_1", + "tm_react/MOR3_Ni2_Charge2_UHF2_swaplig_0_newlig_CCCO3_rev_step10_2_3", + "tm_react/MOR33_La3_Charge3_UHF0_swaplig_0_newlig_CNCCNNCC4_step3_3_1", + "tm_react/MOBH24_Pb2_Charge1_UHF0_swaplig_0_newlig_NCNO3_step14_1_1", + "tm_react/MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_COCO2_step4_0_4", + "tm_react/MOR40_Pr3Pt2_Charge2_UHF4_swaplig_1_newlig_CNCCc1ccccc19_step6_-2_5", + "tm_react/MOBH29_In3_Charge0_UHF0_swaplig_1_newlig_SeCN2_rev_step8_0_1", + "tm_react/MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_CN1CCNC1S6_step25_2_5", + "tm_react/MOBH26_Ga3_Charge1_UHF0_swaplig_2_newlig_CCCCO4_step0_1_1", + "tm_react/ROST45_Ce4_Charge2_UHF0_swaplig_1_newlig_CCOCC2_rev_step11_2_1", + "tm_react/MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_Sec1ccccc10_rev_step4_1_6", + "tm_react/MOBH31_Cu2_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step15_0_2", + "tm_react/MOR11_Zr4_Charge2_UHF0_swaplig_1_newlig_CCCO3_step28_2_1", + "tm_react/ROST41_Sn2_Charge0_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_step17_0_1", + "tm_react/MOR18_Ir3_Charge2_UHF4_swaplig_1_newlig_NCOc1cccnc17_step10_2_5", + "tm_react/MOR21_La3_Charge2_UHF0_swaplig_1_newlig_CSiCCSiSiCCCSiCCC4_step10_-2_1", + "tm_react/MOR35_In3_Charge3_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step17_3_1", + "tm_react/ROST40_Dy3_Charge1_UHF5_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step10_1_6", + "tm_react/MOBH28_Ba2_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step24_1_1", + "tm_react/MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_step33_0_1", + "tm_react/MOR35_Tm3_Charge3_UHF2_swaplig_1_newlig_N1CCCN14_rev_step27_3_3", + "tm_react/ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_O0_rev_step11_2_6", + "tm_react/MOR34_Ru3_Charge3_UHF5_swaplig_0_newlig_NCNS3_rev_step41_3_6", + "tm_react/MOBH9_Ru3_Charge1_UHF5_swaplig_0_newlig_NCOc1cccnc17_step10_-1_6", + "tm_react/MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_Cl0_rev_step19_1_1", + "tm_react/MOR35_W4_Charge4_UHF2_swaplig_1_newlig_CCNO3_rev_step42_4_3", + "tm_react/MOR3_Mn2_Charge2_UHF5_swaplig_0_newlig_NCNO3_rev_step7_2_6", + "tm_react/MOR37_Ce4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step13_4_1", + "tm_react/MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step16_2_1", + "tm_react/MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_CH30_rev_step3_0_3", + "tm_react/MOBH19_Zr4_Charge4_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step35_4_1", + "tm_react/MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_step18_3_1", + "tm_react/ROST34_Pd4_Charge1_UHF4_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_step19_1_5", + "tm_react/MOR24_Tl3_Charge1_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step2_-1_1", + "tm_react/MOBH29_Ce4_Charge1_UHF0_swaplig_1_newlig_CNCCc1ccccc19_step1_1_1", + "tm_react/MOR9_Ho3_Charge2_UHF4_swaplig_0_newlig_CNCCCO5_step9_2_5", + "tm_react/MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_CNCCc1ccccc19_step11_1_5", + "tm_react/MOR20_Os4_Charge3_UHF4_swaplig_0_newlig_CPCCO4_step6_3_5", + "tm_react/MOBH26_Sn2_Charge0_UHF0_swaplig_3_newlig_O1BOc2ccccc121_rev_step0_0_1", + "tm_react/ROST34_Mn3_Charge0_UHF4_swaplig_0_newlig_ONO2_step30_0_5", + "tm_react/ROST41_Lu3_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_rev_step15_1_1", + "tm_react/MOBH32_Ti2_Charge1_UHF2_swaplig_0_newlig_CNCCNNCC4_step10_-1_3", + "tm_react/MOBH17_Hg2_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step24_2_1", + "tm_react/MOR40_La3Os4_Charge0_UHF4_swaplig_1_newlig_ONOO3_step32_0_5", + "tm_react/MOR5_Ga3_Charge2_UHF0_swaplig_2_newlig_CNHCCc1ccccc19_rev_step16_2_1", + "tm_react/MOR21_Y3_Charge2_UHF0_swaplig_1_newlig_CCc1ccccc10_step34_-2_1", + "tm_react/MOBH10_Au1Ta5_Charge2_UHF0_swaplig_0_newlig_OCN2_step6_2_1", + "tm_react/MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_SCN0_rev_step3_0_5", + "tm_react/ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_step2_-1_1", + "tm_react/ROST33_Zr4_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step9_-1_1", + "tm_react/ROST41_Sn4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step20_2_1", + "tm_react/MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCSNC3_step0_2_7", + "tm_react/MOR22_Ir3Ga3_Charge4_UHF4_swaplig_0_newlig_SCN2_step0_4_5", + "tm_react/MOR5_Yb3_Charge2_UHF1_swaplig_1_newlig_Nc1ccccc10_rev_step3_2_2", + "tm_react/ROST34_Bi3_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step0_0_1", + "tm_react/ROST34_Sm3_Charge0_UHF5_swaplig_0_newlig_CNCCc1ccccc19_rev_step10_0_6", + "tm_react/MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_S1CCNC13_step2_3_5", + "tm_react/MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Sc1ccccc10_step27_1_1", + "tm_react/ROST31_Pr3_Charge1_UHF2_swaplig_0_newlig_OCO2_rev_step11_-1_3", + "tm_react/ROST40_Hf4_Charge2_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step17_2_1", + "tm_react/MOBH34_Sr2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step1_0_1", + "tm_react/MOR5_Co2_Charge1_UHF3_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step29_1_4", + "tm_react/MOBH3_Pm3_Charge1_UHF4_swaplig_0_newlig_CC1COBOC1CC4_step10_-1_5", + "tm_react/ROST1_Hf4_Charge1_UHF0_swaplig_0_newlig_CSiCCO4_step3_1_1", + "tm_react/MOR39_Bi3Ga3_Charge4_UHF0_swaplig_0_newlig_O0_step49_4_1", + "tm_react/ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step0_0_1", + "tm_react/MOBH35_Pb2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step5_2_1", + "tm_react/ROST15_Bi3_Charge0_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step31_0_1", + "tm_react/ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_Br0_step3_-1_4", + "tm_react/MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_CSCO3_step0_-1_2", + "tm_react/MOR2_Cr2_Charge2_UHF4_swaplig_0_newlig_OC1_step4_2_5", + "tm_react/ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_CNCCO4_step8_2_5", + "tm_react/MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_CSCO1_rev_step15_4_5", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step5_4_5", + "tm_react/MOBH29_Er3_Charge0_UHF3_swaplig_0_newlig_CCCO3_rev_step1_0_4", + "tm_react/MOR11_Os4_Charge2_UHF4_swaplig_2_newlig_Tec1ccccc10_step3_2_5", + "tm_react/MOBH25_V2_Charge1_UHF3_swaplig_0_newlig_CO1_rev_step12_1_4", + "tm_react/MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_ClCH21_step31_0_8", + "tm_react/MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step12_0_1", + "tm_react/MOR12_Dy3_Charge3_UHF5_swaplig_0_newlig_CNCNO4_rev_step10_3_6", + "tm_react/MOBH4_Rh3_Charge1_UHF4_swaplig_0_newlig_FCFF1_step6_-1_5", + "tm_react/ROST31_Cr2_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step5_-2_5", + "tm_react/MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step10_2_1", + "tm_react/ROST16_V3_Charge1_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_3", + "tm_react/ROST20_Sn4_Charge2_UHF0_swaplig_0_newlig_CNCCN4_step15_2_1", + "tm_react/MOR10_Cr3_Charge2_UHF3_swaplig_0_newlig_CNCCNNCC4_step0_2_4", + "tm_react/MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step35_2_1", + "tm_react/MOR30_Zr4_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step20_2_1", + "tm_react/ROST29_La3_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step3_0_1", + "tm_react/MOR34_Ir4_Charge4_UHF5_swaplig_1_newlig_OC1CCCCCN10_rev_step36_4_6", + "tm_react/ROST15_Fe2_Charge1_UHF4_swaplig_2_newlig_OC1_rev_step17_-1_5", + "tm_react/MOBH34_Sn2_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step16_0_1", + "tm_react/MOR23a_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_step5_3_5", + "tm_react/MOBH31_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step17_0_1", + "tm_react/MOBH3_Zr4_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step12_0_1", + "tm_react/MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step19_0_1", + "tm_react/MOR34_Eu3_Charge3_UHF6_swaplig_0_newlig_NCNS3_step17_3_7", + "tm_react/ROST34_Pt4_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step33_1_5", + "tm_react/MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_NC1_step31_1_4", + "tm_react/MOBH17_Re4_Charge4_UHF3_swaplig_0_newlig_C1CCOC13_rev_step47_4_4", + "tm_react/MOBH15_Cr3_Charge0_UHF3_swaplig_0_newlig_CCO2_rev_step2_0_4", + "tm_react/ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_Nc1ccncc14_step26_-1_3", + "tm_react/MOBH31_Zn2_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step16_0_1", + "tm_react/ROST41_Co2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step7_0_4", + "tm_react/MOBH25_Pb4_Charge3_UHF0_swaplig_1_newlig_NCc1cccnc16_step0_3_1", + "tm_react/MOR8_La3_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_step1_2_1", + "tm_react/ROST15_Cr3_Charge0_UHF3_swaplig_0_newlig_Br0_step11_0_4", + "tm_react/MOBH33_Cd2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step5_-1_1", + "tm_react/ROST34_Be2_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step36_-1_1", + "tm_react/MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step19_1_1", + "tm_react/MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_COCO2_step11_1_3", + "tm_react/MOBH4_Dy3_Charge1_UHF5_swaplig_0_newlig_CCOCFFFCFFF2_step7_-1_6", + "tm_react/MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step27_1_4", + "tm_react/MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_O0_rev_step40_2_5", + "tm_react/MOR26_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCCCC5_step14_1_6", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step38_0_4", + "tm_react/ROST13_In3_Charge1_UHF0_swaplig_1_newlig_CSCO3_step13_1_1", + "tm_react/MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step34_4_3", + "tm_react/ROST45_Sn4_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step0_2_1", + "tm_react/MOR27_Pt4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_rev_step11_2_5", + "tm_react/MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step26_4_5", + "tm_react/MOBH13_Sc3_Charge1_UHF0_swaplig_1_newlig_SCN2_step18_1_1", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_CCOO3_rev_step13_1_1", + "tm_react/MOR19_Ti4_Charge3_UHF0_swaplig_1_newlig_CSCO3_step11_3_1", + "tm_react/MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step1_0_3", + "tm_react/ROST40_Tl3_Charge1_UHF0_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step12_1_1", + "tm_react/ROST34_Tm3_Charge0_UHF2_swaplig_0_newlig_Cl0_step24_0_3", + "tm_react/MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_CCO2_rev_step2_3_3", + "tm_react/MOR27_Sc3_Charge1_UHF0_swaplig_0_newlig_FCFCFFF1_step28_1_1", + "tm_react/MOR12_Dy3_Charge3_UHF5_swaplig_0_newlig_CPCCO4_step9_3_6", + "tm_react/ROST14_Ni2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_rev_step10_-1_3", + "tm_react/MOBH3_Mn3_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_rev_step1_-1_5", + "tm_react/MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_Clc1ccccc1CH27_step8_-1_1", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step22_0_1", + "tm_react/ROST15_Cd2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step0_-1_1", + "tm_react/MOR34_Eu3_Charge3_UHF6_swaplig_1_newlig_NN1NCNN14_step7_3_7", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step18_2_5", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_CSOOO4_rev_step5_0_3", + "tm_react/MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_step53_2_3", + "tm_react/MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step16_2_1", + "tm_react/ROST59_Ti4_Charge0_UHF0_swaplig_3_newlig_CCCCO4_rev_step1_0_1", + "tm_react/ROST29_Pt4_Charge1_UHF4_swaplig_0_newlig_FBFFF0_rev_step6_1_5", + "tm_react/MOR26_Dy3_Charge1_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step16_1_6", + "tm_react/MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_CCCCPNCCCCCCCC5_step13_0_8", + "tm_react/MOR27_V4_Charge2_UHF1_swaplig_0_newlig_CSiCCCH24_step3_2_2", + "tm_react/ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_step14_-1_6", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_C1N2CN3CN1CNC2C31_step34_0_1", + "tm_react/MOBH3_Mn2_Charge2_UHF5_swaplig_0_newlig_OCN2_step14_-2_6", + "tm_react/MOR22_Bi3Ga3_Charge4_UHF0_swaplig_0_newlig_FCFFCOO6_step14_4_1", + "tm_react/ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_CSOOO4_rev_step4_-2_6", + "tm_react/MOBH26_Ti2_Charge0_UHF2_swaplig_3_newlig_OCOc1ccccc12_step0_0_3", + "tm_react/MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step2_2_3", + "tm_react/MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_NN1NCNN14_step17_3_5", + "tm_react/ROST32_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step4_-2_4", + "tm_react/MOBH28_Er3_Charge2_UHF3_swaplig_0_newlig_CO1_step38_2_4", + "tm_react/MOBH33_Eu2_Charge1_UHF7_swaplig_0_newlig_CCOCC2_rev_step15_-1_8", + "tm_react/MOBH19_Zr4_Charge4_UHF0_swaplig_0_newlig_CCN2_rev_step23_4_1", + "tm_react/ROST32_Zr4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step17_-2_1", + "tm_react/MOR33_Tb3_Charge3_UHF6_swaplig_0_newlig_CNCNO4_step20_3_7", + "tm_react/MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_c1ccccc13_rev_step17_2_4", + "tm_react/MOBH4_Ce3_Charge1_UHF1_swaplig_0_newlig_ClCClClCOO6_step14_-1_2", + "tm_react/MOR27_Ru3_Charge1_UHF5_swaplig_0_newlig_CSiCCCC5_rev_step16_1_6", + "tm_react/MOBH33_Pd2_Charge1_UHF2_swaplig_2_newlig_c1ccccc1Nc1ccccc16_step2_-1_3", + "tm_react/MOR33_Er3_Charge3_UHF3_swaplig_0_newlig_NCNO3_rev_step31_3_4", + "tm_react/MOBH13_Yb3_Charge1_UHF1_swaplig_1_newlig_FTeFFFFO6_step6_1_2", + "tm_react/ROST34_Pm3_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step15_0_5", + "tm_react/MOBH24_Zn2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC1S6_step10_1_1", + "tm_react/MOBH35_Sn2_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_step11_2_1", + "tm_react/MOR34_Tb3_Charge3_UHF6_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step19_3_7", + "tm_react/ROST13_Mn2_Charge0_UHF5_swaplig_0_newlig_OCc1ccccn107_step2_0_6", + "tm_react/MOR11_Eu2_Charge0_UHF7_swaplig_2_newlig_OS1ONCOc2ccccc125_step18_0_8", + "tm_react/ROST37_Pd4_Charge1_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_step1_1_5", + "tm_react/ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_OCO2_step27_1_1", + "tm_react/MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step0_0_1", + "tm_react/MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_FBFFF0_rev_step5_0_3", + "tm_react/ROST29_Y3_Charge0_UHF0_swaplig_0_newlig_CH2c1ccccc10_step12_0_1", + "tm_react/ROST24_V2_Charge2_UHF3_swaplig_0_newlig_COCONN35_rev_step5_2_4", + "tm_react/MOR2_Pt2_Charge2_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step0_2_3", + "tm_react/ROST40_Ru4_Charge2_UHF4_swaplig_0_newlig_NNCNS04_rev_step9_2_5", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_N1CCNC13_rev_step0_4_1", + "tm_react/ROST29_Rh3_Charge0_UHF4_swaplig_0_newlig_I0_step4_0_5", + "tm_react/MOR1_Ga3_Charge3_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_step6_3_1", + "tm_react/MOR23_Nd3_Charge2_UHF3_swaplig_0_newlig_NCNO3_step13_2_4", + "tm_react/MOBH25_Ru4_Charge3_UHF4_swaplig_1_newlig_CNCSNC3_rev_step10_3_5", + "tm_react/MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step41_2_1", + "tm_react/MOR29_Ce4_Charge2_UHF0_swaplig_0_newlig_OCO2_step3_2_1", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step60_0_1", + "tm_react/MOBH4_Al3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step5_-1_1", + "tm_react/MOR11_Re4_Charge2_UHF3_swaplig_1_newlig_ONOO3_rev_step11_2_4", + "tm_react/MOR7_Pt4_Charge4_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_step5_4_5", + "tm_react/MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_I0_rev_step10_0_3", + "tm_react/ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_c1cccnc1c1ccccn1411_step10_0_3", + "tm_react/MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_Clc1ccccc1COO9_rev_step5_-2_5", + "tm_react/MOBH17_Pd0_Charge0_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step5_0_1", + "tm_react/MOBH4_Ir4_Charge0_UHF5_swaplig_0_newlig_ClCClCOO5_rev_step3_0_6", + "tm_react/MOR14_Ti2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_rev_step3_0_3", + "tm_react/MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_OS1ONCOc2ccccc125_step8_2_5", + "tm_react/MOR33_Re4_Charge4_UHF3_swaplig_0_newlig_CO1_step1_4_4", + "tm_react/MOBH24_Tc4_Charge3_UHF3_swaplig_1_newlig_CN1CCNC14_rev_step11_3_4", + "tm_react/ROST20_Pb4_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_step9_2_1", + "tm_react/MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_CNCCONCC4_rev_step1_-1_4", + "tm_react/MOR33_Bi3_Charge3_UHF0_swaplig_0_newlig_CNCNO4_step26_3_1", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_step22_1_2", + "tm_react/MOR33_Ru3_Charge3_UHF5_swaplig_0_newlig_CN1CCNC14_rev_step35_3_6", + "tm_react/MOR20_Ru3_Charge2_UHF5_swaplig_0_newlig_NCNS3_step27_2_6", + "tm_react/MOR34_Dy3_Charge3_UHF5_swaplig_0_newlig_CN1CCNC14_step19_3_6", + "tm_react/MOR35_Ga3_Charge3_UHF0_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_3_1", + "tm_react/MOR41_Ir3_Charge1_UHF4_swaplig_1_newlig_O0_rev_step34_-1_5", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step4_2_4", + "tm_react/MOBH3_Pd2_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step7_-2_3", + "tm_react/MOR23_Rh3_Charge2_UHF4_swaplig_2_newlig_O1BOc2ccccc121_step18_2_5", + "tm_react/MOBH10_Tl1V5_Charge2_UHF0_swaplig_1_newlig_FCFFSOOO7_step4_2_1", + "tm_react/ROST15_Yb3_Charge0_UHF1_swaplig_2_newlig_Cc1ccncc14_rev_step11_0_2", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step29_2_4", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_step14_0_3", + "tm_react/MOR35_Hf4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step19_4_1", + "tm_react/ROST16_Ce4_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step15_0_1", + "tm_react/ROST20_Pb4_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_rev_step9_2_1", + "tm_react/MOR2_Co3_Charge3_UHF4_swaplig_0_newlig_CPCCO4_rev_step0_3_5", + "tm_react/MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step10_2_5", + "tm_react/MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_FCFF1_step7_0_3", + "tm_react/MOBH26_Tm3_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step3_1_3", + "tm_react/MOBH19_Sr2_Charge2_UHF0_swaplig_0_newlig_O0_step9_2_1", + "tm_react/MOR27_Nd3_Charge1_UHF3_swaplig_0_newlig_Tec1ccccc10_step35_1_4", + "tm_react/MOBH31_Eu2_Charge0_UHF7_swaplig_0_newlig_ClCClCOO5_step10_0_8", + "tm_react/MOBH35_Ca2_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step1_2_1", + "tm_react/ROST59_Tm3_Charge1_UHF2_swaplig_3_newlig_Clc1ccccc1CH27_rev_step6_-1_3", + "tm_react/MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step53_0_1", + "tm_react/MOBH32_Mo4_Charge1_UHF2_swaplig_0_newlig_CNCCCO5_step4_1_3", + "tm_react/MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCO3_step20_1_7", + "tm_react/MOR20_Mn3_Charge2_UHF4_swaplig_2_newlig_Sec1ccccc10_step4_2_5", + "tm_react/MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step6_1_5", + "tm_react/MOBH15_Gd3_Charge0_UHF7_swaplig_0_newlig_CNCCCO5_step13_0_8", + "tm_react/MOBH24_Tc4_Charge3_UHF3_swaplig_1_newlig_NCc1ccncc15_step10_3_4", + "tm_react/MOBH24_Be2_Charge1_UHF0_swaplig_0_newlig_CNCNO4_rev_step3_1_1", + "tm_react/ROST16_Ti2_Charge2_UHF2_swaplig_0_newlig_ClCH21_rev_step1_-2_3", + "tm_react/MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_CCOO3_step33_2_5", + "tm_react/ROST16_Pd4_Charge0_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step12_0_5", + "tm_react/MOBH3_Au3_Charge1_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_step5_-1_3", + "tm_react/MOR10_Ti3_Charge2_UHF1_swaplig_0_newlig_S1CCNC13_step2_2_2", + "tm_react/MOBH13_Ga3_Charge1_UHF0_swaplig_1_newlig_CCCCO4_step16_1_1", + "tm_react/MOR11_Cu2_Charge0_UHF1_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step8_0_2", + "tm_react/MOBH32_Pd4_Charge1_UHF4_swaplig_0_newlig_CN1CCCNCC1O8_rev_step13_1_5", + "tm_react/MOR27_Sm3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step47_1_6", + "tm_react/MOR34_Zr4_Charge4_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step22_4_1", + "tm_react/MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step11_0_6", + "tm_react/MOBH31_Cu2_Charge0_UHF1_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step3_0_2", + "tm_react/MOR35_Ce3_Charge3_UHF1_swaplig_0_newlig_CCCO3_step11_3_2", + "tm_react/ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_SCN0_rev_step4_-2_5", + "tm_react/MOR12_Al3_Charge3_UHF0_swaplig_0_newlig_CNCSNC3_step24_3_1", + "tm_react/MOR2_Cd2_Charge2_UHF0_swaplig_0_newlig_NH3CCOO4_step3_2_1", + "tm_react/MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step8_0_1", + "tm_react/MOR5_Ru4_Charge3_UHF4_swaplig_1_newlig_CCCN3_rev_step43_3_5", + "tm_react/ROST22_Pt4_Charge1_UHF4_swaplig_0_newlig_Clc1cccnc15_step14_1_5", + "tm_react/MOBH4_Yb3_Charge1_UHF1_swaplig_0_newlig_OC1CCCON16_step3_-1_2", + "tm_react/MOR33_Mn3_Charge3_UHF4_swaplig_1_newlig_SC1NCCN10_step7_3_5", + "tm_react/MOBH28_Zr4_Charge3_UHF0_swaplig_0_newlig_NCNCN0_rev_step6_3_1", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CCCN3_step26_2_1", + "tm_react/MOBH24_Ni2_Charge1_UHF2_swaplig_1_newlig_NCc1cccnc16_step11_1_3", + "tm_react/MOR17_Co3_Charge2_UHF4_swaplig_1_newlig_On1ccccc10_rev_step21_2_5", + "tm_react/MOR27_Pm3_Charge1_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step3_1_5", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_step69_0_3", + "tm_react/MOBH30_Mn2_Charge0_UHF5_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step10_0_6", + "tm_react/MOBH29_Os4_Charge1_UHF4_swaplig_0_newlig_NCNCN0_step3_1_5", + "tm_react/MOR19_Ho3_Charge2_UHF4_swaplig_1_newlig_NH3CCOO4_rev_step3_2_5", + "tm_react/ROST15_Hg2_Charge1_UHF0_swaplig_2_newlig_SC1NCCCC10_rev_step27_-1_1", + "tm_react/ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step12_2_4", + "tm_react/ROST15_Yb3_Charge0_UHF1_swaplig_0_newlig_NC1_step13_0_2", + "tm_react/MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_OC1CCCCCN10_rev_step2_4_1", + "tm_react/MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_OC1CCCCCN10_step16_-1_1", + "tm_react/MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_rev_step0_-1_3", + "tm_react/MOR22_Ir3In3_Charge4_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step19_4_5", + "tm_react/MOR41_Re4_Charge0_UHF3_swaplig_1_newlig_N0_step19_0_4", + "tm_react/MOBH14_Ce4_Charge3_UHF0_swaplig_1_newlig_Oc1ccccc1COO9_step19_3_2", + "tm_react/ROST26_W6_Charge4_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step23_4_1", + "tm_react/MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step29_1_1", + "tm_react/MOR11_Pb4_Charge2_UHF0_swaplig_2_newlig_CH30_rev_step4_2_1", + "tm_react/MOBH32_Mn4_Charge1_UHF3_swaplig_0_newlig_SC1NCCCC10_step13_1_4", + "tm_react/MOR34_Yb3_Charge3_UHF1_swaplig_0_newlig_CCN2_step28_3_2", + "tm_react/MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_step9_1_1", + "tm_react/MOBH10_Na1V5_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_step9_2_1", + "tm_react/MOR23_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCSNCC4_rev_step13_2_7", + "tm_react/ROST53_Sn4_Charge0_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step7_0_1", + "tm_react/ROST40_Cr3_Charge1_UHF3_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step9_1_4", + "tm_react/MOR26_Au3_Charge1_UHF2_swaplig_0_newlig_BH3CN2_rev_step10_1_3", + "tm_react/MOR23_Ga3_Charge2_UHF0_swaplig_0_newlig_OC1CCCCCN10_step3_2_1", + "tm_react/MOR2_Tb3_Charge3_UHF6_swaplig_1_newlig_N1CNc2ccccc122_rev_step4_3_7", + "tm_react/ROST26_Fe2_Charge0_UHF4_swaplig_1_newlig_Cl0_rev_step7_0_5", + "tm_react/MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_FCFF1_step14_1_6", + "tm_react/MOR34_Os4_Charge4_UHF4_swaplig_0_newlig_CNCCSNCC4_rev_step23_4_5", + "tm_react/MOR3_Ti2_Charge2_UHF2_swaplig_0_newlig_NCNS3_rev_step9_2_3", + "tm_react/MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step9_0_1", + "tm_react/MOR33_Nd3_Charge3_UHF3_swaplig_0_newlig_CCN2_step17_3_4", + "tm_react/ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_N0_step9_1_5", + "tm_react/MOR20_Ru4_Charge3_UHF4_swaplig_1_newlig_NCOc1ccncc16_rev_step5_3_5", + "tm_react/MOR35_Tc4_Charge4_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step22_4_4", + "tm_react/MOR19_Sm3_Charge2_UHF5_swaplig_0_newlig_NCc1cccnc16_step14_2_6", + "tm_react/MOR14_Mn2_Charge0_UHF5_swaplig_0_newlig_Clc1ccClc2cccnc2c1O912_step43_0_6", + "tm_react/MOR34_Tm3_Charge3_UHF2_swaplig_0_newlig_N0_rev_step22_3_3", + "tm_react/MOR9_Tb3_Charge2_UHF6_swaplig_1_newlig_F0_step5_2_7", + "tm_react/ROST31_Pb2_Charge2_UHF0_swaplig_0_newlig_F0_step9_-2_1", + "tm_react/MOR12_Cu2_Charge2_UHF1_swaplig_0_newlig_NCc1ccncc15_rev_step20_2_2", + "tm_react/MOR31_Eu2_Charge0_UHF7_swaplig_0_newlig_On1ccccc10_step27_0_9", + "tm_react/MOR19_Ga3_Charge2_UHF0_swaplig_0_newlig_CCO2_rev_step3_2_1", + "tm_react/MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_Sec1ccccc10_rev_step19_0_8", + "tm_react/ROST24_Pb2_Charge2_UHF0_swaplig_0_newlig_NNCNS04_step6_2_1", + "tm_react/ROST52_Mn3_Charge1_UHF4_swaplig_1_newlig_FBFFF0_rev_step1_-1_5", + "tm_react/MOR23_Pr3_Charge2_UHF2_swaplig_1_newlig_CPCc1ccccc11_step19_2_3", + "tm_react/MOR1_Ga3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step7_3_1", + "tm_react/MOR2_Y3_Charge3_UHF0_swaplig_0_newlig_CPCC1_step5_3_1", + "tm_react/MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step32_0_3", + "tm_react/MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_COCO2_step4_0_1", + "tm_react/MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_S1CCNC13_step14_2_5", + "tm_react/ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_OCN2_rev_step20_1_1", + "tm_react/MOBH33_Pt2_Charge1_UHF2_swaplig_0_newlig_Nc1ccncc14_rev_step8_-1_3", + "tm_react/ROST14_Bi3_Charge0_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step10_0_1", + "tm_react/ROST14_Ti3_Charge0_UHF1_swaplig_0_newlig_CC1CCCCN16_rev_step11_0_2", + "tm_react/MOR20_Au3_Charge2_UHF2_swaplig_2_newlig_CCc1ccccc10_step21_2_3", + "tm_react/ROST45_V4_Charge2_UHF1_swaplig_0_newlig_ClCClClCOO6_rev_step3_2_2", + "tm_react/ROST24_Ti2_Charge2_UHF2_swaplig_0_newlig_COCONN35_step18_2_3", + "tm_react/MOR18_Pt4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step14_3_5", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CCPCCCC2_rev_step22_2_3", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_step3_1_2", + "tm_react/MOBH31_Co2_Charge0_UHF3_swaplig_0_newlig_SCN2_step7_0_4", + "tm_react/ROST20_Pd4_Charge2_UHF4_swaplig_0_newlig_Brc1cccnc15_step4_2_5", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step29_0_1", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_Nc1ccccc10_step19_0_3", + "tm_react/MOBH26_Eu2_Charge0_UHF7_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step5_0_8", + "tm_react/MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CCOO3_rev_step25_2_5", + "tm_react/MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCCN10_rev_step2_2_1", + "tm_react/MOR12_Ba2_Charge2_UHF0_swaplig_1_newlig_c1ccncc13_step12_2_1", + "tm_react/MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_step8_2_1", + "tm_react/MOR5_Tc4_Charge3_UHF3_swaplig_1_newlig_OC1CCCCCN10_step4_3_4", + "tm_react/MOR41_Er3_Charge1_UHF3_swaplig_0_newlig_c1ccc2ccccc2c14_step21_-1_4", + "tm_react/ROST26_Ho3_Charge1_UHF4_swaplig_1_newlig_ONO2_step11_1_5", + "tm_react/MOR34_In3_Charge3_UHF0_swaplig_1_newlig_NCOc1cccnc17_rev_step7_3_1", + "tm_react/MOBH29_Sc3_Charge0_UHF0_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step5_0_1", + "tm_react/MOBH19_Mn4_Charge4_UHF3_swaplig_0_newlig_CSCO3_rev_step4_4_4", + "tm_react/MOBH13_Ti3_Charge1_UHF1_swaplig_0_newlig_CCNO3_rev_step4_1_2", + "tm_react/ROST13_Sc3_Charge1_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_step9_1_1", + "tm_react/MOR40_Mn3Eu3_Charge1_UHF10_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step0_-1_11", + "tm_react/MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step35_0_1", + "tm_react/ROST34_Yb3_Charge0_UHF1_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step0_0_2", + "tm_react/MOBH34_Pt4_Charge2_UHF4_swaplig_0_newlig_Fc1ccccc14_step22_2_5", + "tm_react/MOR28_In3_Charge1_UHF0_swaplig_0_newlig_On1ccccc10_step18_1_2", + "tm_react/ROST29_Rh3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc1NOO2_step2_0_5", + "tm_react/MOR40_Au3Mn2_Charge2_UHF7_swaplig_0_newlig_OCO2_rev_step18_-2_8", + "tm_react/MOBH29_Gd3_Charge0_UHF7_swaplig_1_newlig_CSOOO4_rev_step8_0_8", + "tm_react/MOR40_Gd3Hf4_Charge0_UHF7_swaplig_1_newlig_CCCCPNCCCCCCCC5_step0_0_8", + "tm_react/MOBH15_Cr3_Charge0_UHF3_swaplig_0_newlig_CCNCSNCC4_step11_0_4", + "tm_react/MOBH4_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_step4_-2_1", + "tm_react/MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_Brc1ccccc1COO9_step3_2_5", + "tm_react/MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step17_0_1", + "tm_react/MOR28_Pm3_Charge1_UHF4_swaplig_0_newlig_BH3CN2_step33_1_5", + "tm_react/MOR30_Ir4_Charge2_UHF5_swaplig_0_newlig_FCFFSOOO7_rev_step35_2_6", + "tm_react/MOR26_Ga3_Charge1_UHF0_swaplig_0_newlig_I0_step16_1_1", + "tm_react/MOR31_V4_Charge2_UHF1_swaplig_0_newlig_Sec1ccccc10_rev_step23_2_2", + "tm_react/ROST14_Y3_Charge0_UHF0_swaplig_2_newlig_CN1CCNC1S6_step19_0_1", + "tm_react/MOR1_Ho3_Charge3_UHF4_swaplig_0_newlig_c1ccncc13_rev_step9_3_5", + "tm_react/ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_NNCNS04_step28_1_8", + "tm_react/MOBH15_In3_Charge0_UHF0_swaplig_0_newlig_c1ccncc13_rev_step6_0_1", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step16_0_1", + "tm_react/ROST45_Re4_Charge2_UHF3_swaplig_0_newlig_FTeFFFFO6_rev_step1_2_4", + "tm_react/MOR20_Er3_Charge2_UHF3_swaplig_0_newlig_N1CCCN14_rev_step15_2_4", + "tm_react/MOR18_Au3_Charge2_UHF2_swaplig_1_newlig_NCNS3_rev_step10_2_3", + "tm_react/MOBH5_Sm3_Charge2_UHF5_swaplig_0_newlig_S1CCNC13_rev_step21_2_6", + "tm_react/ROST32_Ce4_Charge2_UHF0_swaplig_0_newlig_FCFFCOO6_step5_-2_1", + "tm_react/ROST20_Pd4_Charge2_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step0_2_5", + "tm_react/ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_CNCCc1ccccc19_step7_-1_4", + "tm_react/MOR23a_Ir3_Charge2_UHF4_swaplig_1_newlig_CSC1_rev_step13_2_5", + "tm_react/MOR37_Mo4_Charge4_UHF2_swaplig_0_newlig_CNCCCO5_rev_step13_4_3", + "tm_react/ROST59_Gd3_Charge1_UHF7_swaplig_2_newlig_BH3CN2_rev_step10_-1_8", + "tm_react/MOBH17_Hg2_Charge2_UHF0_swaplig_0_newlig_CNCCN4_step20_2_1", + "tm_react/ROST40_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step5_0_5", + "tm_react/MOR11_Mg2_Charge0_UHF0_swaplig_1_newlig_Fc1ccccc14_rev_step1_0_1", + "tm_react/MOR39_Ce3Ce3_Charge4_UHF2_swaplig_0_newlig_CCNCSNCC4_rev_step17_4_3", + "tm_react/MOR35_W4_Charge4_UHF2_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step14_4_3", + "tm_react/MOR12_Ru3_Charge3_UHF5_swaplig_0_newlig_NCc1cccnc16_step21_3_6", + "tm_react/ROST52_Dy3_Charge1_UHF5_swaplig_1_newlig_SCN2_rev_step18_-1_6", + "tm_react/MOR10_Tb3_Charge2_UHF6_swaplig_0_newlig_CSCO1_rev_step13_2_7", + "tm_react/MOR2_Dy3_Charge3_UHF5_swaplig_1_newlig_S1CCNC13_rev_step21_3_6", + "tm_react/ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step17_-2_1", + "tm_react/MOR11_Pd2_Charge0_UHF2_swaplig_1_newlig_ClCH21_step4_0_3", + "tm_react/MOR23a_Bi3_Charge2_UHF0_swaplig_2_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step32_2_1", + "tm_react/ROST41_Gd3_Charge1_UHF7_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step27_1_8", + "tm_react/MOBH24_Mn2_Charge1_UHF5_swaplig_1_newlig_CN1CCNCC1Se7_step3_1_6", + "tm_react/MOR16_Pt4_Charge2_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step15_-2_5", + "tm_react/MOR2_Sn2_Charge2_UHF0_swaplig_0_newlig_CCCO3_step11_2_1", + "tm_react/ROST5_V2_Charge2_UHF3_swaplig_0_newlig_CPCc1ccccc1PCC19_step10_2_4", + "tm_react/MOR21_Y3_Charge2_UHF0_swaplig_1_newlig_Cc1ccCccc1NCCCC8_step26_-2_1", + "tm_react/MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step15_0_3", + "tm_react/MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step22_2_1", + "tm_react/MOR19_Y3_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step9_2_1", + "tm_react/MOBH10_Cs1V5_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step10_2_1", + "tm_react/MOR7_Mn4_Charge4_UHF3_swaplig_1_newlig_NCc1ccccc1N1CCNC111_step12_4_4", + "tm_react/MOR41_Mo4_Charge0_UHF2_swaplig_1_newlig_CSCO1_step10_0_3", + "tm_react/MOR5_Lu3_Charge2_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step21_2_1", + "tm_react/MOBH30_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_step3_0_1", + "tm_react/MOR26_Nd3_Charge1_UHF3_swaplig_0_newlig_FCFF1_rev_step3_1_4", + "tm_react/MOR18_Sc3_Charge2_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step18_2_1", + "tm_react/MOR28_Pt4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step54_2_5", + "tm_react/MOBH34_Cr2_Charge0_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step1_0_5", + "tm_react/MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step25_1_5", + "tm_react/MOBH25_Ir4_Charge3_UHF5_swaplig_1_newlig_N1CCCN14_step7_3_6", + "tm_react/MOR28_V3_Charge1_UHF2_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step27_1_3", + "tm_react/ROST34_Tb3_Charge0_UHF6_swaplig_0_newlig_CCCO3_rev_step20_0_7", + "tm_react/MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_SCN0_step14_2_1", + "tm_react/MOR18_Ce3_Charge2_UHF1_swaplig_1_newlig_CCCO3_rev_step10_2_2", + "tm_react/ROST31_V2_Charge2_UHF3_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step11_-2_4", + "tm_react/MOR2_Sc3_Charge3_UHF0_swaplig_1_newlig_CCN2_step5_3_1", + "tm_react/MOBH10_Na1Ta5_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step4_2_1", + "tm_react/ROST13_Sc3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step29_1_1", + "tm_react/MOR2_Cr2_Charge2_UHF4_swaplig_0_newlig_S1CCNC13_rev_step3_2_5", + "tm_react/MOR20_Pr3_Charge2_UHF2_swaplig_0_newlig_Cc1ccncc14_step12_2_3", + "tm_react/MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step23_2_1", + "tm_react/MOR40_Fe3Cu2_Charge2_UHF6_swaplig_0_newlig_SCN2_step2_-2_7", + "tm_react/MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step10_0_1", + "tm_react/ROST34_Cd2_Charge1_UHF0_swaplig_0_newlig_CSOOO4_step16_-1_1", + "tm_react/MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step0_1_1", + "tm_react/ROST15_Ru3_Charge0_UHF5_swaplig_1_newlig_CCOPOCCOCC3_step1_0_6", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_rev_step47_2_1", + "tm_react/ROST32_V4_Charge2_UHF1_swaplig_1_newlig_I0_rev_step2_-2_2", + "tm_react/ROST16_Ir3_Charge1_UHF4_swaplig_0_newlig_NC1_rev_step21_-1_5", + "tm_react/MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_F0_step9_1_5", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_N1CCCN14_rev_step9_3_3", + "tm_react/ROST40_Os4_Charge2_UHF4_swaplig_0_newlig_CPCCCPCC15_step16_2_5", + "tm_react/MOR20_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step5_2_1", + "tm_react/ROST41_Pt4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step24_2_5", + "tm_react/MOR33_Bi3_Charge3_UHF0_swaplig_0_newlig_S1CCNC13_step10_3_1", + "tm_react/ROST15_Ti3_Charge0_UHF1_swaplig_0_newlig_OCO2_step3_0_2", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_OC1_step7_4_5", + "tm_react/ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_CCCCH23_rev_step5_-2_5", + "tm_react/MOR27_Mn3_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_rev_step21_1_5", + "tm_react/MOR3_Mg2_Charge2_UHF0_swaplig_0_newlig_CCNO3_rev_step11_2_1", + "tm_react/MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CCCCO4_step13_2_6", + "tm_react/MOR20_La3_Charge2_UHF0_swaplig_2_newlig_OC1NSOOc2ccccc122_step9_2_1", + "tm_react/MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_c1ccccc13_rev_step4_1_1", + "tm_react/ROST26_V2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step16_0_4", + "tm_react/MOR40_Ru3Cr2_Charge2_UHF9_swaplig_0_newlig_Fc1ccccc14_step17_-2_10", + "tm_react/MOBH28_Ti4_Charge3_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step13_3_1", + "tm_react/MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step31_2_4", + "tm_react/MOR19_La3_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc11_rev_step4_2_1", + "tm_react/ROST29_Mg2_Charge1_UHF0_swaplig_0_newlig_CH30_step4_-1_1", + "tm_react/MOR35_Mo4_Charge4_UHF2_swaplig_0_newlig_O0_step14_4_3", + "tm_react/MOBH22_Ta5_Charge0_UHF0_swaplig_0_newlig_FCFFSOOO7_rev_step12_0_1", + "tm_react/MOR3_Be2_Charge2_UHF0_swaplig_0_newlig_CNCCNNCC4_step10_2_1", + "tm_react/MOR9_Gd3_Charge2_UHF7_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step2_2_8", + "tm_react/MOR19_Y3_Charge2_UHF0_swaplig_2_newlig_OS1ONCOc2ccccc125_rev_step21_2_1", + "tm_react/MOBH31_Sn4_Charge2_UHF0_swaplig_0_newlig_c1ccccc13_step8_2_1", + "tm_react/MOR28_Co3_Charge1_UHF4_swaplig_0_newlig_Tec1ccccc10_rev_step9_1_5", + "tm_react/MOR23_Tb3_Charge2_UHF6_swaplig_2_newlig_CCOCFFFCFFF2_rev_step17_2_7", + "tm_react/MOR19_Mo4_Charge3_UHF2_swaplig_2_newlig_FCFCFFF1_step17_3_3", + "tm_react/ROST52_Tb3_Charge1_UHF6_swaplig_1_newlig_OCN2_rev_step15_-1_7", + "tm_react/MOR30_Zn2_Charge0_UHF0_swaplig_0_newlig_ONOO3_step20_0_1", + "tm_react/ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_NCCN03_step7_2_1", + "tm_react/MOBH8_Lu3_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_step7_-1_1", + "tm_react/ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_FCFF1_rev_step8_-1_5", + "tm_react/MOR39_Al3Rh3_Charge4_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step12_4_5", + "tm_react/ROST5_Cr3_Charge3_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step11_3_4", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_0_newlig_OC1_rev_step33_4_1", + "tm_react/MOR22_Ti3Eu3_Charge4_UHF7_swaplig_1_newlig_O0_step5_4_8", + "tm_react/MOR41_Tl3_Charge1_UHF0_swaplig_2_newlig_CCCO3_rev_step31_-1_1", + "tm_react/ROST13_Fe2_Charge0_UHF4_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step24_0_5", + "tm_react/ROST41_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step2_0_5", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step45_0_1", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_CO1_step15_3_3", + "tm_react/MOBH19_Co2_Charge2_UHF3_swaplig_0_newlig_N1CNc2ccccc122_step15_2_4", + "tm_react/ROST21_Ru4_Charge2_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step9_2_5", + "tm_react/MOBH33_Pt2_Charge1_UHF2_swaplig_0_newlig_NH3CCOO4_rev_step14_-1_3", + "tm_react/MOR34_Ti3_Charge3_UHF1_swaplig_1_newlig_N1CNc2ccccc122_rev_step37_3_2", + "tm_react/ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step24_2_4", + "tm_react/MOBH12_Re4_Charge0_UHF3_swaplig_0_newlig_OCOc1ccccc12_rev_step9_0_4", + "tm_react/ROST31_Yb3_Charge1_UHF1_swaplig_0_newlig_ClCH21_rev_step13_-1_2", + "tm_react/ROST34_Ba2_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_step19_-1_1", + "tm_react/MOR35_Ti3_Charge3_UHF1_swaplig_0_newlig_CNCCNNCC4_step6_3_2", + "tm_react/MOR11_Ni2_Charge0_UHF2_swaplig_1_newlig_I0_step33_0_3", + "tm_react/MOR2_Be2_Charge2_UHF0_swaplig_0_newlig_CCCN3_step0_2_1", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step20_3_3", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_ClCH21_rev_step37_0_4", + "tm_react/MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_CNCNO4_step12_2_5", + "tm_react/MOR23a_Pb4_Charge3_UHF0_swaplig_2_newlig_CSiCC1_step8_3_1", + "tm_react/MOBH3_Os4_Charge0_UHF4_swaplig_0_newlig_SCN0_step12_0_5", + "tm_react/MOBH4_Pd4_Charge0_UHF4_swaplig_0_newlig_CCOO3_rev_step25_0_5", + "tm_react/MOR1_Mg2_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_rev_step7_2_1", + "tm_react/ROST13_La3_Charge1_UHF0_swaplig_1_newlig_CCOPOCCOCC3_step13_1_1", + "tm_react/MOBH7_Mg2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_step3_1_2", + "tm_react/MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CNCCSNCC4_rev_step23_2_3", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCCH24_step26_2_4", + "tm_react/MOR40_Bi3Eu2_Charge2_UHF7_swaplig_0_newlig_CCOCFFFCFFF2_step13_-2_8", + "tm_react/MOR3_Cu2_Charge2_UHF1_swaplig_0_newlig_NCNS3_rev_step6_2_2", + "tm_react/MOR5_Ti2_Charge1_UHF2_swaplig_1_newlig_CN1CCNC1S6_step22_1_3", + "tm_react/ROST15_Ba2_Charge1_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step6_-1_1", + "tm_react/MOR28_W4_Charge2_UHF2_swaplig_0_newlig_ClCH21_rev_step10_2_3", + "tm_react/ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_N1CNc2ccccc122_step14_1_3", + "tm_react/MOR11_Pt4_Charge2_UHF4_swaplig_2_newlig_CCO1_step23_2_5", + "tm_react/MOBH7_Tb3_Charge2_UHF6_swaplig_0_newlig_NH3CCOO4_step25_2_8", + "tm_react/MOR23a_Rh3_Charge2_UHF4_swaplig_1_newlig_CNCPONCCNCC4_rev_step21_2_5", + "tm_react/MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_F0_step28_0_3", + "tm_react/MOR12_Mn3_Charge3_UHF4_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step2_3_5", + "tm_react/ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_NCNO3_step34_1_3", + "tm_react/ROST29_Pb4_Charge1_UHF0_swaplig_0_newlig_SCN0_step3_1_1", + "tm_react/ROST34_Ti2_Charge1_UHF2_swaplig_0_newlig_CCOO3_step23_-1_3", + "tm_react/MOR40_Ga3Zn2_Charge2_UHF0_swaplig_0_newlig_OCO2_step17_-2_1", + "tm_react/MOR30_Ba2_Charge0_UHF0_swaplig_0_newlig_CC1CCCCN16_step15_0_1", + "tm_react/MOBH29_La3_Charge0_UHF0_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step15_0_1", + "tm_react/MOR27_V4_Charge2_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_step1_2_2", + "tm_react/ROST14_Rh3_Charge0_UHF4_swaplig_1_newlig_CCPCCCC2_rev_step11_0_5", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NCOc1ccncc16_rev_step20_4_5", + "tm_react/ROST59_In3_Charge1_UHF0_swaplig_2_newlig_ONO2_rev_step4_-1_1", + "tm_react/ROST16_Fe2_Charge2_UHF4_swaplig_0_newlig_CCCO3_step16_-2_5", + "tm_react/MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_OCO2_step0_2_1", + "tm_react/MOR28_In3_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step18_1_1", + "tm_react/ROST26_Cr2_Charge0_UHF4_swaplig_0_newlig_c1cccnc1c1ccccc1411_step21_0_5", + "tm_react/ROST16_Co3_Charge1_UHF4_swaplig_0_newlig_Fc1cFcFcScFc1F7_step8_-1_5", + "tm_react/MOR16_Re4_Charge2_UHF3_swaplig_2_newlig_Cl0_rev_step12_-2_4", + "tm_react/MOR14_Sn2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccc2ccccc2n1212_rev_step5_0_1", + "tm_react/MOR10_Pm3_Charge2_UHF4_swaplig_0_newlig_NN1NCNN14_step4_2_5", + "tm_react/MOR33_Co3_Charge3_UHF4_swaplig_1_newlig_NH3CCOO4_rev_step47_3_5", + "tm_react/MOR39_Sm3Nd3_Charge4_UHF8_swaplig_0_newlig_Clc1cccnc15_rev_step10_4_9", + "tm_react/ROST14_Mg2_Charge1_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step9_-1_1", + "tm_react/ROST26_Sn2_Charge0_UHF0_swaplig_1_newlig_ClCH21_rev_step21_0_1", + "tm_react/MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCCH24_step65_2_5", + "tm_react/MOR14_Zn2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_step0_0_1", + "tm_react/MOR40_Pm3Tc4_Charge0_UHF7_swaplig_1_newlig_Cc1ccccc1SOOO10_rev_step11_0_8", + "tm_react/MOR30_Ir4_Charge2_UHF5_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step34_2_6", + "tm_react/MOBH19_Pb4_Charge4_UHF0_swaplig_0_newlig_CCOCC2_step4_4_1", + "tm_react/MOR30_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step27_2_5", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_SCN0_rev_step15_0_4", + "tm_react/ROST15_Ga3_Charge0_UHF0_swaplig_2_newlig_CCOPOCCOCC3_rev_step16_0_1", + "tm_react/MOBH12_Pd4_Charge0_UHF4_swaplig_0_newlig_ClCH21_rev_step14_0_5", + "tm_react/MOBH24_Cd2_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step1_1_1", + "tm_react/MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_CPCC1_rev_step40_4_6", + "tm_react/MOBH33_Ir4_Charge1_UHF5_swaplig_2_newlig_OCOc1ccccc12_rev_step10_1_6", + "tm_react/ROST37_Yb3_Charge0_UHF1_swaplig_0_newlig_OClOOO4_rev_step13_0_2", + "tm_react/MOR40_Rh3Lu3_Charge1_UHF4_swaplig_0_newlig_Br0_rev_step3_-1_5", + "tm_react/MOBH3_Au3_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_step2_-1_3", + "tm_react/MOBH26_Au3_Charge1_UHF2_swaplig_1_newlig_c1ccncc13_step3_1_3", + "tm_react/ROST35_Ti4_Charge1_UHF0_swaplig_0_newlig_Sec1ccccc10_step3_-1_1", + "tm_react/ROST1_Ir4_Charge1_UHF5_swaplig_0_newlig_SCN2_step28_1_6", + "tm_react/MOBH35_Sn4_Charge4_UHF0_swaplig_0_newlig_CCCCO4_rev_step5_4_1", + "tm_react/MOR39_Yb3Rh3_Charge4_UHF5_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step10_4_6", + "tm_react/ROST34_Os4_Charge1_UHF4_swaplig_0_newlig_BH3CN2_step8_1_5", + "tm_react/MOBH17_Ca2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_rev_step29_2_1", + "tm_react/MOR12_Mg2_Charge2_UHF0_swaplig_1_newlig_SC1NCCCN10_step5_2_1", + "tm_react/MOR5_Al3_Charge2_UHF0_swaplig_1_newlig_SC1NCCCN10_rev_step15_2_1", + "tm_react/MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step32_1_5", + "tm_react/MOBH5_Pm3_Charge2_UHF4_swaplig_0_newlig_CPCC1_step9_2_5", + "tm_react/MOR34_Ce3_Charge3_UHF1_swaplig_0_newlig_Nc1ccncc14_rev_step28_3_2", + "tm_react/MOBH29_Ru4_Charge1_UHF4_swaplig_1_newlig_FCFFSOOO7_step10_1_5", + "tm_react/ROST34_In3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step15_0_1", + "tm_react/MOR33_In3_Charge3_UHF0_swaplig_0_newlig_NCOc1cccnc17_step6_3_1", + "tm_react/MOBH3_Eu3_Charge1_UHF6_swaplig_0_newlig_FBFFF0_step9_-1_7", + "tm_react/MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_CCCCO4_rev_step3_4_5", + "tm_react/ROST13_Pm3_Charge1_UHF4_swaplig_1_newlig_CNCSNC3_rev_step13_1_5", + "tm_react/ROST26_Pt2_Charge0_UHF2_swaplig_1_newlig_OCN2_rev_step16_0_3", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step27_1_1", + "tm_react/ROST31_Tm3_Charge1_UHF2_swaplig_0_newlig_Sec1ccccc10_rev_step5_-1_3", + "tm_react/MOR2_Zn2_Charge2_UHF0_swaplig_0_newlig_CPCC1_rev_step13_2_1", + "tm_react/MOBH13_Re4_Charge2_UHF3_swaplig_1_newlig_OCO2_rev_step1_2_4", + "tm_react/MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step24_0_5", + "tm_react/MOR19_Yb3_Charge2_UHF1_swaplig_0_newlig_CPCc1ccccc11_rev_step5_2_2", + "tm_react/MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_F0_rev_step12_2_2", + "tm_react/MOBH13_Ce4_Charge2_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step12_2_1", + "tm_react/MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_Brc1cccnc15_rev_step6_4_6", + "tm_react/ROST37_Y3_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step4_0_1", + "tm_react/ROST13_Ru3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_step33_1_6", + "tm_react/ROST29_Pb4_Charge1_UHF0_swaplig_0_newlig_F0_step15_1_1", + "tm_react/MOR20_W4_Charge3_UHF2_swaplig_0_newlig_Brc1cccnc15_step7_3_3", + "tm_react/ROST20_W4_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step7_2_3", + "tm_react/MOBH28_Tb3_Charge2_UHF6_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step26_2_7", + "tm_react/MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step19_1_1", + "tm_react/MOR35_Ho3_Charge3_UHF4_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step46_3_5", + "tm_react/MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step19_0_1", + "tm_react/ROST13_Yb3_Charge1_UHF1_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step12_1_2", + "tm_react/MOR2_Tl3_Charge3_UHF0_swaplig_0_newlig_CCOPOCCOCC3_step17_3_1", + "tm_react/ROST34_Os4_Charge1_UHF4_swaplig_0_newlig_OCO2_step24_1_5", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_2_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step3_4_1", + "tm_react/ROST26_Pr3_Charge1_UHF2_swaplig_0_newlig_NCCOO04_step6_1_3", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step2_4_1", + "tm_react/MOBH4_Sn4_Charge0_UHF0_swaplig_0_newlig_ONOO3_step6_0_1", + "tm_react/MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_step55_-1_1", + "tm_react/ROST59_Gd3_Charge1_UHF7_swaplig_2_newlig_ClCClClCOO6_rev_step6_-1_8", + "tm_react/ROST40_Ir3_Charge1_UHF4_swaplig_0_newlig_OCc1ccccn107_rev_step19_1_5", + "tm_react/MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_N1CNc2ccccc122_step23_2_3", + "tm_react/MOBH25_Mn4_Charge3_UHF3_swaplig_1_newlig_NCc1ccncc15_step2_3_4", + "tm_react/MOR11_Pd2_Charge0_UHF2_swaplig_0_newlig_OCc1ccccn107_rev_step10_0_3", + "tm_react/ROST13_Cu2_Charge0_UHF1_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step19_0_2", + "tm_react/MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step16_0_6", + "tm_react/MOR11_Be2_Charge0_UHF0_swaplig_1_newlig_SeCN2_step37_0_1", + "tm_react/ROST29_Sr2_Charge1_UHF0_swaplig_0_newlig_CH30_step0_-1_1", + "tm_react/ROST52_Eu3_Charge1_UHF6_swaplig_1_newlig_FTeFFFFO6_rev_step24_-1_7", + "tm_react/MOR1_Ba2_Charge2_UHF0_swaplig_0_newlig_N0_rev_step17_2_1", + "tm_react/MOR23_Tb3_Charge2_UHF6_swaplig_0_newlig_CC1CCNN1C4_rev_step9_2_7", + "tm_react/ROST29_Ho3_Charge0_UHF4_swaplig_0_newlig_ONOO3_rev_step12_0_5", + "tm_react/MOBH4_Sm3_Charge1_UHF5_swaplig_0_newlig_CCc1ccccc10_rev_step6_-1_6", + "tm_react/MOR24_Pd4_Charge0_UHF4_swaplig_1_newlig_N1CCCN14_rev_step2_0_5", + "tm_react/MOR18_Os4_Charge3_UHF4_swaplig_2_newlig_NC1_rev_step8_3_5", + "tm_react/MOBH13_Au3_Charge1_UHF2_swaplig_0_newlig_CSC1_rev_step14_1_3", + "tm_react/MOR5_Ti4_Charge3_UHF0_swaplig_2_newlig_OC1CCCCCN10_rev_step15_3_1", + "tm_react/MOR5_Rh3_Charge2_UHF4_swaplig_1_newlig_OC1_rev_step19_2_5", + "tm_react/MOBH4_Ir4_Charge0_UHF5_swaplig_0_newlig_Br0_step4_0_6", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_C1CCOC13_step5_2_1", + "tm_react/MOR31_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCCC5_rev_step8_0_3", + "tm_react/MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step9_2_4", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step13_2_1", + "tm_react/MOBH33_Cd2_Charge1_UHF0_swaplig_1_newlig_CNCCNNCC4_step1_-1_1", + "tm_react/MOBH34_Co2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step11_0_4", + "tm_react/MOR35_Co3_Charge3_UHF4_swaplig_1_newlig_Nc1ccccc10_rev_step11_3_5", + "tm_react/MOR27_Mo4_Charge2_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step34_2_3", + "tm_react/MOR20_Fe3_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step4_2_6", + "tm_react/MOBH26_Cd2_Charge0_UHF0_swaplig_2_newlig_CC1CCCCN16_step2_0_1", + "tm_react/MOR28_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOCFFFCFFF5_step1_2_4", + "tm_react/MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step19_1_6", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step37_0_1", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_CCOO3_step22_0_4", + "tm_react/MOBH33_Pb2_Charge1_UHF0_swaplig_0_newlig_NCNS3_rev_step11_-1_1", + "tm_react/MOR11_Ir4_Charge2_UHF5_swaplig_2_newlig_SeCN2_step6_2_6", + "tm_react/MOR34_Tm3_Charge3_UHF2_swaplig_1_newlig_CNCSNC3_step20_3_3", + "tm_react/MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CNCPONCCNCC4_rev_step7_3_2", + "tm_react/ROST41_Al3_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step31_1_1", + "tm_react/MOBH31_Cr2_Charge0_UHF4_swaplig_0_newlig_O1BOc2ccccc121_step2_0_5", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step34_0_1", + "tm_react/ROST37_Ce4_Charge1_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step0_1_1", + "tm_react/MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step11_1_1", + "tm_react/MOR41_Re4_Charge0_UHF3_swaplig_1_newlig_NH3CCOO4_rev_step20_0_4", + "tm_react/MOR34_Dy3_Charge3_UHF5_swaplig_1_newlig_CCNCSNCC4_rev_step21_3_6", + "tm_react/MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step17_2_5", + "tm_react/ROST26_Ti2_Charge0_UHF2_swaplig_1_newlig_SCN2_step12_0_3", + "tm_react/ROST13_Cu2_Charge0_UHF1_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step20_0_2", + "tm_react/MOBH10_Na1Nb5_Charge2_UHF0_swaplig_1_newlig_FTeFFFFO6_rev_step0_2_1", + "tm_react/MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_CCO1_rev_step27_2_3", + "tm_react/MOBH13_Pt4_Charge2_UHF4_swaplig_1_newlig_OClOOO4_step15_2_5", + "tm_react/MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_NCc1ccccc10_rev_step26_-1_5", + "tm_react/MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step17_0_3", + "tm_react/MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_NC1Nc2ccccc2S12_step14_3_6", + "tm_react/ROST26_Bi3_Charge1_UHF0_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step14_1_1", + "tm_react/MOR23_Tl3_Charge2_UHF0_swaplig_2_newlig_COCO2_step2_2_1", + "tm_react/MOBH32_Re4_Charge1_UHF3_swaplig_0_newlig_CO1_rev_step36_1_4", + "tm_react/ROST45_V4_Charge2_UHF1_swaplig_1_newlig_Nc1ccncc14_rev_step2_2_2", + "tm_react/MOR35_Au3_Charge3_UHF2_swaplig_0_newlig_CN1CCNC14_rev_step13_3_3", + "tm_react/ROST53_Pt4_Charge0_UHF4_swaplig_0_newlig_Sc1ccccc10_rev_step12_0_5", + "tm_react/ROST22_Tc4_Charge1_UHF3_swaplig_0_newlig_N1CCCN14_rev_step3_1_4", + "tm_react/MOBH30_Mn4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1c1ccc2ccccc2n1415_rev_step6_2_4", + "tm_react/MOR3_Ni2_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step12_2_3", + "tm_react/ROST15_Mg2_Charge1_UHF0_swaplig_1_newlig_CCOCC2_step1_-1_1", + "tm_react/MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_CCNO3_rev_step18_4_5", + "tm_react/MOBH29_Sc3_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step17_0_1", + "tm_react/MOBH32_Pd2_Charge1_UHF2_swaplig_0_newlig_CCNCSNCC4_step8_-1_3", + "tm_react/MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step25_0_1" + ], + "hftyp": [ + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF" + ], + "n_calc": 1532, + "merged_from": [ + "shard_t00_0000_00.zarr", + "shard_t00_0000_01.zarr", + "shard_t00_0000_02.zarr", + "shard_t00_0001_00.zarr", + "shard_t00_0001_01.zarr", + "shard_t00_0001_02.zarr", + "shard_t00_0002_00.zarr", + "shard_t01_0000_00.zarr", + "shard_t01_0000_01.zarr", + "shard_t01_0000_02.zarr", + "shard_t01_0001_00.zarr" + ], + "occ_derived_verified": true + }, + "zarr_format": 3, + "consolidated_metadata": { + "kind": "inline", + "must_understand": false, + "metadata": { + "atom_f8": { + "shape": [ + 89252, + 21 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272, + 21 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159, + 21 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_shell": { + "shape": [ + 89252, + 25 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272, + 25 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159, + 25 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_z": { + "shape": [ + 89252 + ], + "data_type": "int16", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 89272 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11159 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 2, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a": { + "shape": [ + 274252370 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 276824064 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b": { + "shape": [ + 269771244 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 272629760 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "flags": { + "shape": [ + 1532, + 6 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 6 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 6 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a": { + "shape": [ + 1520839115 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b": { + "shape": [ + 1520839115 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_f8": { + "shape": [ + 1532, + 10 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 10 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 10 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_flags": { + "shape": [ + 1532, + 11 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 11 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 11 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_i": { + "shape": [ + 1532, + 4 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 4 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 4 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_a": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_b": { + "shape": [ + 2040818 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2275074 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252786 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_index": { + "shape": [ + 289281, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323991, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35999, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_value": { + "shape": [ + 289281 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323991 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35999 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_index": { + "shape": [ + 168399, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 175448, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 21931, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_value": { + "shape": [ + 168399 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 175448 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 21931 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_index": { + "shape": [ + 494690, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 504664, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 63083, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_offsets": { + "shape": [ + 1533 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1533 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1533 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_value": { + "shape": [ + 494690 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 504664 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 63083 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_f8": { + "shape": [ + 1532, + 38 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 38 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 38 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_i": { + "shape": [ + 1532, + 8 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 8 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 8 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "vec": { + "shape": [ + 1532, + 36 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1710, + 36 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 190, + 36 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + } + } + }, + "node_type": "group" +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_001.zarr/zarr.json b/occC/p2/tm_react/group_001.zarr/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..88a6dc56cfcfe8bb96edf853bb1e3979be39d275 --- /dev/null +++ b/occC/p2/tm_react/group_001.zarr/zarr.json @@ -0,0 +1,7754 @@ +{ + "attributes": { + "schema": "omol_elec/pass_a/2", + "shells": [ + "s", + "p", + "d", + "f", + "g" + ], + "scalar_f8_cols": [ + "e_total", + "e_total_engrad", + "e_nuc_rep", + "e_one_elec", + "e_two_elec", + "e_kinetic", + "virial_ratio", + "e_xc", + "e_nl", + "e_exchange", + "n_alpha_int", + "n_beta_int", + "s2", + "s2_ideal", + "s2_dev", + "conv_denergy", + "conv_maxdp", + "conv_rmsdp", + "conv_diiserr", + "smallest_ovlp_eig", + "grad_norm", + "grad_rms", + "grad_max", + "run_time_s", + "dipole_au", + "dipole_debye", + "quad_iso", + "npa_core", + "npa_valence", + "npa_rydberg", + "nbo_lewis", + "nbo_nonlewis", + "homo_a", + "lumo_a", + "gap_a", + "homo_b", + "lumo_b", + "gap_b" + ], + "scalar_i_cols": [ + "charge", + "mult", + "nelec", + "nbas", + "naux", + "n_lindep", + "scf_cycles", + "n_atoms" + ], + "flag_cols": [ + "scf_converged", + "terminated_normally", + "nbo_available", + "npa_available", + "is_uhf", + "has_fock" + ], + "vec_cols": [ + "dipole_elec_0", + "dipole_elec_1", + "dipole_elec_2", + "dipole_nuc_0", + "dipole_nuc_1", + "dipole_nuc_2", + "dipole_total_0", + "dipole_total_1", + "dipole_total_2", + "rot_const_cm_0", + "rot_const_cm_1", + "rot_const_cm_2", + "rot_const_mhz_0", + "rot_const_mhz_1", + "rot_const_mhz_2", + "quad_diag_0", + "quad_diag_1", + "quad_diag_2", + "quad_nuc_0", + "quad_nuc_1", + "quad_nuc_2", + "quad_nuc_3", + "quad_nuc_4", + "quad_nuc_5", + "quad_elec_0", + "quad_elec_1", + "quad_elec_2", + "quad_elec_3", + "quad_elec_4", + "quad_elec_5", + "quad_total_0", + "quad_total_1", + "quad_total_2", + "quad_total_3", + "quad_total_4", + "quad_total_5" + ], + "atom_f8_cols": [ + "coords_x", + "coords_y", + "coords_z", + "forces_x", + "forces_y", + "forces_z", + "mulliken_q", + "mulliken_s", + "loewdin_q", + "loewdin_s", + "mayer_NA", + "mayer_ZA", + "mayer_QA", + "mayer_VA", + "mayer_BVA", + "mayer_FA", + "npa_q", + "npa_atom_core", + "npa_atom_val", + "npa_atom_ryd", + "npa_spin" + ], + "atom_shell_cols": [ + "mulliken_shell_q_s", + "mulliken_shell_q_p", + "mulliken_shell_q_d", + "mulliken_shell_q_f", + "mulliken_shell_q_g", + "mulliken_shell_s_s", + "mulliken_shell_s_p", + "mulliken_shell_s_d", + "mulliken_shell_s_f", + "mulliken_shell_s_g", + "loewdin_shell_q_s", + "loewdin_shell_q_p", + "loewdin_shell_q_d", + "loewdin_shell_q_f", + "loewdin_shell_q_g", + "loewdin_shell_s_s", + "loewdin_shell_s_p", + "loewdin_shell_s_d", + "loewdin_shell_s_f", + "loewdin_shell_s_g", + "natural_config_s", + "natural_config_p", + "natural_config_d", + "natural_config_f", + "natural_config_g" + ], + "pair_names": [ + "mayer_bo", + "loewdin_bo", + "mulliken_ovlp" + ], + "dataset": "tm_react", + "has_matrices": true, + "has_mo": true, + "mo_schema": "omol_elec/pass_b1/2", + "mo_dtype": "f4", + "mo_i_cols": [ + "nocc_a", + "nocc_b", + "gbw_nbas", + "gbw_nop" + ], + "mo_f8_cols": [ + "occ_sum_a", + "occ_sum_b", + "eps_err_a", + "eps_err_b", + "fc_offdiag_a", + "fc_offdiag_b", + "fc_diag_err_a", + "fc_diag_err_b", + "fc_bound_a", + "fc_bound_b" + ], + "mo_flag_cols": [ + "gbw_found", + "nbas_match", + "nspin_match", + "nelec_match", + "spin_match", + "eps_checked", + "eps_match", + "occ_contiguous", + "fock_checked", + "fock_match", + "mo_ok" + ], + "mo_layout": "cmo_x[o[i]:o[i+1]].reshape(nocc_x, nbas) = C_occ^T (row k = occupied MO k over AOs, ORCA AO order); derived from the full-C store", + "mo_content": "occupied", + "calc_id": [ + "tm_react__ROST34_Dy3_Charge0_UHF5_swaplig_0_newlig_Sec1ccccc10_rev_step4_0_6", + "tm_react__ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_rev_step8_0_1", + "tm_react__MOBH35_V2_Charge2_UHF3_swaplig_0_newlig_CH2c1ccccc10_rev_step5_2_4", + "tm_react__MOBH28_Pt2_Charge1_UHF2_swaplig_0_newlig_Sec1ccccc10_rev_step15_1_3", + "tm_react__ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_ClCH21_rev_step6_-1_6", + "tm_react__MOBH32_Be2_Charge1_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step7_-1_1", + "tm_react__MOR33_Dy3_Charge3_UHF5_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step22_3_6", + "tm_react__MOR27_Lu3_Charge1_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step42_1_1", + "tm_react__MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step10_2_2", + "tm_react__MOR11_Cu2_Charge0_UHF1_swaplig_2_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step20_0_2", + "tm_react__MOR20_Al3_Charge2_UHF0_swaplig_0_newlig_CSC1_step17_2_1", + "tm_react__MOBH13_Cr3_Charge1_UHF3_swaplig_0_newlig_CN1CCNCC1Se7_step10_1_4", + "tm_react__MOR5_Be2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_step30_1_1", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_SC1NCCN10_step14_2_3", + "tm_react__ROST45_Hf4_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step13_2_1", + "tm_react__MOR18_Mn3_Charge2_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_step15_2_5", + "tm_react__MOR18_Ru4_Charge3_UHF4_swaplig_2_newlig_CSOOO4_rev_step4_3_5", + "tm_react__MOBH32_Ca2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step3_-1_1", + "tm_react__MOR19_Au3_Charge2_UHF2_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step12_2_3", + "tm_react__MOR28_Pt4_Charge2_UHF4_swaplig_0_newlig_ONO2_rev_step48_2_5", + "tm_react__MOR18_Y3_Charge2_UHF0_swaplig_1_newlig_N1CCCN14_step3_2_1", + "tm_react__MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_FCFFCOO6_rev_step12_2_5", + "tm_react__MOR23a_Gd3_Charge2_UHF7_swaplig_2_newlig_OC1CCCON16_step11_2_8", + "tm_react__MOR9_Pm3_Charge2_UHF4_swaplig_0_newlig_c1ccncc13_rev_step7_2_5", + "tm_react__MOBH3_Os4_Charge0_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_rev_step5_0_5", + "tm_react__ROST14_Ga3_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step11_0_1", + "tm_react__MOR27_Pr3_Charge1_UHF2_swaplig_0_newlig_CC1COBOC1CC4_rev_step13_1_3", + "tm_react__ROST15_Eu2_Charge1_UHF7_swaplig_0_newlig_CSiCCO4_step23_-1_8", + "tm_react__ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_ClCClCOO5_rev_step6_-2_6", + "tm_react__MOBH4_Tm3_Charge1_UHF2_swaplig_0_newlig_OCOc1ccccc12_rev_step11_-1_3", + "tm_react__MOR41_Os4_Charge0_UHF4_swaplig_1_newlig_N1CCNC13_step22_0_5", + "tm_react__MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step16_1_4", + "tm_react__MOBH9_Pb2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step6_-2_1", + "tm_react__ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_SCN2_step21_-1_2", + "tm_react__MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step7_1_1", + "tm_react__MOBH17_Tc4_Charge4_UHF3_swaplig_0_newlig_Nc1ccncc14_rev_step16_4_4", + "tm_react__ROST35_Pr3_Charge2_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step9_-2_3", + "tm_react__MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_CSiCCCH24_step28_3_1", + "tm_react__ROST33_W4_Charge1_UHF2_swaplig_0_newlig_CCOCFFFCFFF2_rev_step17_-1_3", + "tm_react__ROST31_Sm3_Charge1_UHF5_swaplig_0_newlig_CCCc1ccccCCCc1O12_step2_-1_6", + "tm_react__ROST37_Pr3_Charge0_UHF2_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_step1_0_3", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_COCO2_step2_2_4", + "tm_react__MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step42_1_5", + "tm_react__MOR18_Eu3_Charge2_UHF6_swaplig_0_newlig_NC1Nc2ccccc2S12_step16_2_7", + "tm_react__MOR34_Pb4_Charge4_UHF0_swaplig_1_newlig_CNCPONCCNCC4_step1_4_1", + "tm_react__MOR6_Zn2_Charge2_UHF0_swaplig_0_newlig_CSCO1_rev_step1_2_1", + "tm_react__MOBH33_Co2_Charge1_UHF3_swaplig_1_newlig_Nc1ccccn16_rev_step13_-1_4", + "tm_react__MOR41_Tb3_Charge1_UHF6_swaplig_1_newlig_NCc1ccccc10_rev_step12_-1_7", + "tm_react__ROST1_W4_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step1_1_3", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CPCc1ccccc11_step4_4_1", + "tm_react__ROST23_Pt2_Charge2_UHF2_swaplig_0_newlig_CCCCc1ccncc1c1ccccn1CCCC715_step5_2_3", + "tm_react__ROST29_Fe2_Charge1_UHF4_swaplig_0_newlig_OC1CCCON16_step10_-1_5", + "tm_react__MOR14_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_rev_step3_0_1", + "tm_react__MOBH3_Pb2_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step11_-2_1", + "tm_react__ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_ONO2_step30_0_1", + "tm_react__ROST59_Tl3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step1_-1_1", + "tm_react__MOR40_Al3Zr4_Charge0_UHF0_swaplig_0_newlig_CH30_step3_0_1", + "tm_react__MOBH24_Ir4_Charge3_UHF5_swaplig_0_newlig_C1CCOC13_rev_step2_3_6", + "tm_react__ROST40_Ru3_Charge1_UHF5_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step15_1_6", + "tm_react__MOBH32_Cr2_Charge1_UHF4_swaplig_0_newlig_CN1CCNCC1Se7_rev_step17_-1_5", + "tm_react__MOR20_Pd4_Charge3_UHF4_swaplig_2_newlig_SCN2_step3_3_5", + "tm_react__ROST15_Bi3_Charge0_UHF0_swaplig_1_newlig_CCNO3_step27_0_1", + "tm_react__MOBH27_V3_Charge2_UHF2_swaplig_1_newlig_Brc1cccnc15_step18_2_4", + "tm_react__MOBH29_La3_Charge0_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step18_0_1", + "tm_react__MOR20_Ru3_Charge2_UHF5_swaplig_1_newlig_CN1CCCNC1ON5_rev_step11_2_6", + "tm_react__ROST26_Fe3_Charge1_UHF5_swaplig_1_newlig_OCO2_rev_step11_1_6", + "tm_react__ROST15_Co3_Charge0_UHF4_swaplig_1_newlig_OC1CCCCCN10_rev_step24_0_5", + "tm_react__MOBH24_Pt2_Charge1_UHF2_swaplig_0_newlig_OC1_step14_1_3", + "tm_react__MOR40_Ce3Be2_Charge2_UHF1_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step12_-2_2", + "tm_react__MOBH7_Cr2_Charge1_UHF4_swaplig_0_newlig_CCO2_step6_1_6", + "tm_react__MOR2_Mg2_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step9_2_1", + "tm_react__MOBH15_Nd3_Charge0_UHF3_swaplig_0_newlig_CCCN3_step2_0_4", + "tm_react__MOR2_Ca2_Charge2_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step9_2_1", + "tm_react__MOR9_Ir3_Charge2_UHF4_swaplig_0_newlig_CCNO3_step13_2_5", + "tm_react__ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step6_-2_1", + "tm_react__ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step15_2_4", + "tm_react__MOR5_Bi3_Charge2_UHF0_swaplig_1_newlig_N0_rev_step37_2_1", + "tm_react__MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_OC1CCCON16_step8_2_5", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step10_1_2", + "tm_react__MOR41_Zr4_Charge0_UHF0_swaplig_0_newlig_ClCH21_rev_step10_0_1", + "tm_react__MOBH33_Be2_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step28_-1_1", + "tm_react__MOR28_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step0_1_6", + "tm_react__MOR1_Gd3_Charge3_UHF7_swaplig_0_newlig_CNCSNC3_rev_step9_3_8", + "tm_react__MOR9_Bi3_Charge2_UHF0_swaplig_1_newlig_SCN2_step13_2_1", + "tm_react__ROST15_Pb2_Charge1_UHF0_swaplig_1_newlig_NCNS3_step14_-1_1", + "tm_react__MOBH29_Os4_Charge1_UHF4_swaplig_1_newlig_OCN2_step21_1_5", + "tm_react__MOR27_Ti4_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step21_2_1", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_CCCO3_rev_step0_0_1", + "tm_react__MOR34_Pd4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_step0_4_5", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step18_-2_1", + "tm_react__ROST15_V3_Charge0_UHF2_swaplig_1_newlig_N1CCCN14_step8_0_3", + "tm_react__MOR34_Ho3_Charge3_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step22_3_5", + "tm_react__MOBH13_Ho3_Charge1_UHF4_swaplig_1_newlig_CH2c1ccccc10_step18_1_5", + "tm_react__ROST15_Ga3_Charge0_UHF0_swaplig_2_newlig_c1ccncc13_rev_step4_0_1", + "tm_react__MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_step14_2_3", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step1_0_3", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_rev_step46_2_5", + "tm_react__MOBH13_Sm3_Charge1_UHF5_swaplig_0_newlig_CNCCSNCC4_rev_step2_1_6", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step43_2_6", + "tm_react__MOBH17_Pb4_Charge4_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step27_4_1", + "tm_react__MOR5_Be2_Charge1_UHF0_swaplig_2_newlig_Cc1ccncc14_rev_step4_1_1", + "tm_react__ROST15_Cu2_Charge1_UHF1_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step16_-1_2", + "tm_react__ROST15_V3_Charge0_UHF2_swaplig_0_newlig_CCOO3_rev_step11_0_3", + "tm_react__MOR31_Be2_Charge0_UHF0_swaplig_0_newlig_CCO1_step18_0_1", + "tm_react__MOR14_Fe2_Charge0_UHF4_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_rev_step1_0_5", + "tm_react__MOBH3_Sc3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step1_-1_1", + "tm_react__MOBH15_Au3_Charge0_UHF2_swaplig_0_newlig_CCOCC2_rev_step2_0_3", + "tm_react__MOR34_Ti3_Charge3_UHF1_swaplig_1_newlig_CNHCCc1ccccc19_step15_3_2", + "tm_react__MOBH28_Ti2_Charge1_UHF2_swaplig_0_newlig_ClCClClCOO6_rev_step16_1_3", + "tm_react__MOR41_Pm3_Charge1_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step22_-1_5", + "tm_react__MOR21_Y3_Charge2_UHF0_swaplig_0_newlig_Se20_rev_step54_-2_1", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_step0_2_5", + "tm_react__MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_CSC1_step15_0_1", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_SCN2_step8_0_3", + "tm_react__MOBH34_V4_Charge2_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_rev_step7_2_2", + "tm_react__MOR23a_Zr4_Charge3_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step24_3_1", + "tm_react__MOR33_Sn4_Charge4_UHF0_swaplig_0_newlig_OC1_step0_4_1", + "tm_react__MOBH9_Pb2_Charge2_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step9_-2_1", + "tm_react__ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_F0_rev_step1_-2_5", + "tm_react__MOBH10_Cs1Ta5_Charge2_UHF0_swaplig_1_newlig_Sc1ccccc10_step29_2_1", + "tm_react__MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step41_0_4", + "tm_react__MOR22_Ga3In3_Charge4_UHF0_swaplig_1_newlig_Cc1ccncc14_step3_4_1", + "tm_react__MOR34_Tb3_Charge3_UHF6_swaplig_1_newlig_CNCCSNCC4_step21_3_7", + "tm_react__ROST13_Gd3_Charge1_UHF7_swaplig_0_newlig_NNCNS04_rev_step20_1_8", + "tm_react__MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step49_0_1", + "tm_react__ROST29_Nd3_Charge0_UHF3_swaplig_0_newlig_ClCClClCOO6_step11_0_4", + "tm_react__ROST26_Pr3_Charge1_UHF2_swaplig_0_newlig_CCNOCCNO26_step12_1_3", + "tm_react__MOBH35_Cu2_Charge2_UHF1_swaplig_0_newlig_c1ccccc13_step1_2_2", + "tm_react__MOBH32_Pt2_Charge1_UHF2_swaplig_0_newlig_CNCNO4_rev_step16_-1_3", + "tm_react__ROST32_Ti4_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step2_-2_1", + "tm_react__ROST13_Ir3_Charge1_UHF4_swaplig_0_newlig_COCCOC14_rev_step28_1_5", + "tm_react__MOR11_Cu2_Charge0_UHF1_swaplig_0_newlig_c1cccnc1c1ccccn1411_step12_0_2", + "tm_react__MOR26_Mo4_Charge2_UHF2_swaplig_0_newlig_CCOO3_rev_step17_2_3", + "tm_react__MOR41_Y3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step6_-1_1", + "tm_react__ROST14_Ba2_Charge1_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step0_-1_1", + "tm_react__ROST59_Fe3_Charge1_UHF5_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_-1_6", + "tm_react__MOBH17_Sn4_Charge4_UHF0_swaplig_0_newlig_NCOc1cccnc17_rev_step3_4_1", + "tm_react__ROST14_Ti2_Charge1_UHF2_swaplig_2_newlig_CN1CCNCC1Se7_step1_-1_3", + "tm_react__MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCClClCOO6_step25_2_1", + "tm_react__MOR5_Sc3_Charge2_UHF0_swaplig_1_newlig_CCCO3_rev_step30_2_1", + "tm_react__MOR29_Sn2_Charge0_UHF0_swaplig_0_newlig_ClCH21_rev_step18_0_1", + "tm_react__MOR22_Co3Al3_Charge4_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step18_4_5", + "tm_react__MOR40_Tm3Ba2_Charge2_UHF2_swaplig_1_newlig_Brc1ccccc1COO9_rev_step9_-2_3", + "tm_react__MOR40_Al3Bi3_Charge1_UHF0_swaplig_1_newlig_OS1ONCOc2ccccc125_step10_-1_1", + "tm_react__MOR27_Tm3_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_1_3", + "tm_react__MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_OCc1ccccn107_step9_2_3", + "tm_react__ROST26_Pd2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step18_0_3", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_Fc1ccFcFcFc1F2_step47_2_6", + "tm_react__MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step18_-1_1", + "tm_react__ROST29_Pr3_Charge0_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step7_0_3", + "tm_react__ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_NCc1cccnc16_step26_0_1", + "tm_react__MOBH33_Sn2_Charge1_UHF0_swaplig_2_newlig_OCN2_step9_-1_1", + "tm_react__ROST32_Hf4_Charge2_UHF0_swaplig_1_newlig_FCFFCOCFFFCFFF5_step0_-2_1", + "tm_react__MOBH5_Sn4_Charge3_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step11_3_1", + "tm_react__MOR28_Rh3_Charge1_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step9_1_5", + "tm_react__MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step17_3_5", + "tm_react__MOR19_Gd3_Charge2_UHF7_swaplig_0_newlig_N1CCCN14_rev_step23_2_8", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_N0_step13_4_5", + "tm_react__MOR37_Mn4_Charge4_UHF3_swaplig_0_newlig_CNCCCO5_rev_step1_4_4", + "tm_react__MOR23_Sc3_Charge2_UHF0_swaplig_1_newlig_CCCPCCCCCC3_rev_step1_2_1", + "tm_react__MOR23_Lu3_Charge2_UHF0_swaplig_0_newlig_NN1NCNN14_rev_step20_2_1", + "tm_react__MOR9_Tb3_Charge2_UHF6_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step2_2_7", + "tm_react__MOR22_Ga3Gd3_Charge4_UHF7_swaplig_0_newlig_ClCClClCOO6_step12_4_8", + "tm_react__MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CNCCO4_step1_1_5", + "tm_react__ROST59_W4_Charge0_UHF2_swaplig_2_newlig_CSOOO4_rev_step14_0_3", + "tm_react__MOBH34_Tc4_Charge2_UHF3_swaplig_0_newlig_SCN2_rev_step6_2_4", + "tm_react__MOBH35_Pd4_Charge4_UHF4_swaplig_0_newlig_I0_rev_step18_4_5", + "tm_react__MOR30_Pd4_Charge2_UHF4_swaplig_0_newlig_I0_rev_step14_2_5", + "tm_react__ROST16_Al3_Charge1_UHF0_swaplig_0_newlig_Br0_step16_-1_1", + "tm_react__MOR22_V3Co3_Charge4_UHF6_swaplig_1_newlig_CN1CCNCC1Se7_rev_step7_4_7", + "tm_react__MOBH13_Bi3_Charge1_UHF0_swaplig_0_newlig_CC1CCNN1C4_step2_1_1", + "tm_react__MOBH17_Mo4_Charge4_UHF2_swaplig_0_newlig_CSC1_step16_4_3", + "tm_react__ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step12_-1_1", + "tm_react__MOBH8_Bi3_Charge1_UHF0_swaplig_0_newlig_CNCNO4_step15_-1_1", + "tm_react__MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step6_0_5", + "tm_react__ROST32_Hf4_Charge2_UHF0_swaplig_1_newlig_COCO2_rev_step22_-2_1", + "tm_react__MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step7_2_1", + "tm_react__ROST37_La3_Charge0_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step1_0_1", + "tm_react__MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step24_4_1", + "tm_react__ROST16_Cr2_Charge2_UHF4_swaplig_0_newlig_CO1_step11_-2_5", + "tm_react__MOBH31_Pt4_Charge2_UHF4_swaplig_0_newlig_CC1CCCCN16_step5_2_5", + "tm_react__MOR23_Hf4_Charge3_UHF0_swaplig_1_newlig_CO1_rev_step15_3_1", + "tm_react__ROST34_Pm3_Charge0_UHF4_swaplig_0_newlig_CSiCCCH24_step7_0_5", + "tm_react__MOR5_Ni2_Charge1_UHF2_swaplig_0_newlig_CO1_rev_step4_1_3", + "tm_react__ROST34_Zn2_Charge1_UHF0_swaplig_0_newlig_OCN2_step0_-1_1", + "tm_react__ROST41_Sn4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step25_2_1", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step22_4_5", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_Cc1ccncc14_step8_0_3", + "tm_react__MOR18_Pd4_Charge3_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step18_3_5", + "tm_react__ROST15_Ba2_Charge1_UHF0_swaplig_2_newlig_CNCPONCCNCC4_rev_step6_-1_1", + "tm_react__ROST40_Zr4_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step35_2_1", + "tm_react__MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_CNCSNC3_rev_step15_4_5", + "tm_react__ROST1_Au3_Charge0_UHF2_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step12_0_3", + "tm_react__MOR31_Tc4_Charge2_UHF3_swaplig_0_newlig_CNCCc1ccccc19_rev_step35_2_4", + "tm_react__MOBH34_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step3_2_1", + "tm_react__MOR34_Au3_Charge3_UHF2_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step19_3_3", + "tm_react__MOBH35_Pt2_Charge2_UHF2_swaplig_0_newlig_CSOOO4_rev_step31_2_3", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_step33_2_5", + "tm_react__MOR35_Ga3_Charge3_UHF0_swaplig_0_newlig_CSCO3_rev_step25_3_1", + "tm_react__MOR26_Tb3_Charge1_UHF6_swaplig_0_newlig_FCFFCOO6_rev_step6_1_7", + "tm_react__MOR39_Mn3Ir3_Charge4_UHF8_swaplig_0_newlig_Nc1ccncc14_step30_4_9", + "tm_react__MOR19_Lu3_Charge2_UHF0_swaplig_2_newlig_O1BOc2ccccc121_rev_step18_2_1", + "tm_react__ROST26_Ca2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step5_0_1", + "tm_react__MOBH35_Mn2_Charge2_UHF5_swaplig_0_newlig_CCCCCC5_rev_step7_2_6", + "tm_react__MOBH26_Pb2_Charge0_UHF0_swaplig_1_newlig_CO1_rev_step3_0_1", + "tm_react__MOR37_Re4_Charge4_UHF3_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step12_4_4", + "tm_react__ROST13_Rh3_Charge1_UHF4_swaplig_1_newlig_CCCO3_step11_1_5", + "tm_react__MOR5_Pd2_Charge1_UHF2_swaplig_1_newlig_SC1NCCN10_rev_step17_1_3", + "tm_react__MOR16_Ru4_Charge2_UHF4_swaplig_2_newlig_OCN2_rev_step12_-2_5", + "tm_react__MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_ONO2_rev_step34_1_1", + "tm_react__MOBH24_Ir4_Charge3_UHF5_swaplig_0_newlig_CC1CCNN1C4_rev_step4_3_6", + "tm_react__ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_OS1ONCSc2ccccc125_step4_-1_4", + "tm_react__MOR21_Co3_Charge2_UHF4_swaplig_1_newlig_CCc1ccccc10_step23_-2_5", + "tm_react__ROST15_Mn2_Charge1_UHF5_swaplig_2_newlig_CPCc1ccccc11_rev_step0_-1_6", + "tm_react__ROST34_Fe3_Charge0_UHF5_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step10_0_6", + "tm_react__ROST29_In3_Charge0_UHF0_swaplig_0_newlig_OCO2_step11_0_1", + "tm_react__MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_ClCClCOO5_rev_step4_0_3", + "tm_react__ROST52_Tl3_Charge1_UHF0_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step12_-1_1", + "tm_react__MOR10_Fe3_Charge2_UHF5_swaplig_0_newlig_CCCN3_step12_2_6", + "tm_react__MOR8_Re4_Charge3_UHF3_swaplig_2_newlig_N0_step0_3_4", + "tm_react__MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step12_3_1", + "tm_react__MOR5_Sn4_Charge3_UHF0_swaplig_2_newlig_Nc1ccccc10_step7_3_1", + "tm_react__MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_COCO2_step1_0_1", + "tm_react__ROST41_Eu3_Charge1_UHF6_swaplig_0_newlig_CNCCCNCC15_rev_step16_1_7", + "tm_react__MOR41_Tb3_Charge1_UHF6_swaplig_1_newlig_OC1CCCCCN10_rev_step7_-1_7", + "tm_react__MOR27_In3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step21_1_1", + "tm_react__MOBH7_Ti3_Charge2_UHF1_swaplig_0_newlig_CNCCO4_step16_2_3", + "tm_react__MOR20_Sc3_Charge2_UHF0_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step3_2_1", + "tm_react__ROST47_Nb5_Charge0_UHF0_swaplig_0_newlig_Cl0_rev_step21_0_1", + "tm_react__MOR18_V4_Charge3_UHF1_swaplig_2_newlig_OS1ONCSc2ccccc125_step12_3_2", + "tm_react__MOR33_Al3_Charge3_UHF0_swaplig_1_newlig_OC1_step6_3_1", + "tm_react__ROST26_Ni2_Charge0_UHF2_swaplig_0_newlig_Clc1ccIcOc2ncccc1268_step19_0_3", + "tm_react__MOR40_Ti3Tm3_Charge1_UHF3_swaplig_1_newlig_CCCCO4_rev_step28_-1_4", + "tm_react__MOR28_Lu3_Charge1_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step20_1_1", + "tm_react__MOR28_Hf4_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step9_2_1", + "tm_react__MOR11_Pb4_Charge2_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_step32_2_1", + "tm_react__MOR12_Nd3_Charge3_UHF3_swaplig_1_newlig_CCPCCCC2_rev_step2_3_4", + "tm_react__ROST29_Hf4_Charge1_UHF0_swaplig_0_newlig_NCNCN0_rev_step7_1_1", + "tm_react__MOBH24_W4_Charge3_UHF2_swaplig_1_newlig_CSCO3_rev_step11_3_3", + "tm_react__MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_CPCCCPCC15_step6_0_1", + "tm_react__MOR3_Sr2_Charge2_UHF0_swaplig_0_newlig_CCOCC2_rev_step4_2_1", + "tm_react__MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_rev_step10_2_4", + "tm_react__MOBH4_Lu3_Charge1_UHF0_swaplig_0_newlig_CH2c1ccccc10_step20_-1_1", + "tm_react__MOBH4_Ga3_Charge1_UHF0_swaplig_0_newlig_ONO2_step4_-1_1", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step6_4_1", + "tm_react__MOBH25_Zr4_Charge3_UHF0_swaplig_0_newlig_CNCNO4_step9_3_1", + "tm_react__MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_OC1_rev_step37_-1_1", + "tm_react__MOR41_Bi3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_-1_1", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CCPCCCC2_rev_step34_4_5", + "tm_react__MOR35_Dy3_Charge3_UHF5_swaplig_1_newlig_OC1_rev_step21_3_6", + "tm_react__MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step19_2_4", + "tm_react__MOR34_Pb4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step8_4_1", + "tm_react__MOBH33_Tc4_Charge1_UHF3_swaplig_0_newlig_S1CCNC13_rev_step8_1_4", + "tm_react__ROST34_Cr3_Charge0_UHF3_swaplig_0_newlig_CSOOO4_step0_0_4", + "tm_react__ROST45_Pd4_Charge2_UHF4_swaplig_1_newlig_CCN2_rev_step7_2_5", + "tm_react__MOR23_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_step6_2_1", + "tm_react__ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_N0_step17_0_1", + "tm_react__MOR28_Mn4_Charge2_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_rev_step26_2_4", + "tm_react__MOR1_Eu3_Charge3_UHF6_swaplig_1_newlig_O0_rev_step24_3_7", + "tm_react__MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_CSiCCCHSiCCC4_step2_0_4", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step38_0_1", + "tm_react__ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCO3_step2_-1_6", + "tm_react__MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step17_2_4", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step42_0_1", + "tm_react__MOR20_Tc4_Charge3_UHF3_swaplig_2_newlig_CSiCCCC5_step0_3_4", + "tm_react__MOR18_Lu3_Charge2_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step2_2_1", + "tm_react__ROST45_Mo4_Charge2_UHF2_swaplig_0_newlig_FTeFFFFO6_rev_step0_2_3", + "tm_react__ROST31_Cu2_Charge2_UHF1_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step12_-2_2", + "tm_react__MOBH29_Sn4_Charge1_UHF0_swaplig_0_newlig_F0_rev_step17_1_1", + "tm_react__MOBH33_Re4_Charge1_UHF3_swaplig_2_newlig_NCNCN0_step8_1_4", + "tm_react__ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step12_-1_1", + "tm_react__MOR10_Sc3_Charge2_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_step10_2_1", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Sec1ccccc10_step45_0_4", + "tm_react__MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step3_0_3", + "tm_react__MOBH28_W4_Charge3_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step25_3_3", + "tm_react__MOR13_Ir3_Charge2_UHF4_swaplig_0_newlig_Nc1cccc2cccnc1209_step4_2_5", + "tm_react__MOR5_Os4_Charge3_UHF4_swaplig_2_newlig_CNCCN4_rev_step5_3_5", + "tm_react__MOBH9_Sc3_Charge1_UHF0_swaplig_0_newlig_O0_step4_-1_1", + "tm_react__MOR41_Au3_Charge1_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step9_-1_3", + "tm_react__MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_CH30_step5_0_3", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_step73_2_4", + "tm_react__MOR40_Nd3Pt4_Charge0_UHF7_swaplig_0_newlig_FCFFCOO6_step9_0_8", + "tm_react__MOR12_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_step21_2_1", + "tm_react__MOR41_Rh3_Charge1_UHF4_swaplig_0_newlig_ClCH21_step15_-1_5", + "tm_react__MOR9_Eu3_Charge2_UHF6_swaplig_0_newlig_COPOCOC2_step26_2_7", + "tm_react__ROST41_Y3_Charge1_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step32_1_1", + "tm_react__ROST14_Sn2_Charge1_UHF0_swaplig_2_newlig_NCNS3_rev_step10_-1_1", + "tm_react__ROST14_Tl3_Charge0_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step13_0_1", + "tm_react__MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step16_0_1", + "tm_react__MOBH24_Pd4_Charge3_UHF4_swaplig_1_newlig_CPCC1_step1_3_5", + "tm_react__MOR1_Sm3_Charge3_UHF5_swaplig_0_newlig_CNCCCO5_rev_step14_3_6", + "tm_react__MOR3_Ca2_Charge2_UHF0_swaplig_0_newlig_OC1_rev_step11_2_1", + "tm_react__ROST15_Sc3_Charge0_UHF0_swaplig_1_newlig_O0_step13_0_1", + "tm_react__MOBH35_Pd2_Charge2_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step3_2_3", + "tm_react__MOR33_Tl3_Charge3_UHF0_swaplig_1_newlig_Cc1ccncc14_step0_3_1", + "tm_react__ROST32_Re4_Charge2_UHF3_swaplig_0_newlig_I0_rev_step0_-2_4", + "tm_react__ROST5_Ti3_Charge3_UHF1_swaplig_0_newlig_CPCc1ccccc1PCC19_step12_3_2", + "tm_react__MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step14_0_1", + "tm_react__ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step16_2_1", + "tm_react__ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CN1CCNC14_step4_1_1", + "tm_react__ROST34_Ir4_Charge1_UHF5_swaplig_0_newlig_Oc1ccccc1COO9_rev_step41_1_6", + "tm_react__ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step28_0_1", + "tm_react__MOBH29_Pm3_Charge0_UHF4_swaplig_1_newlig_COCO2_rev_step6_0_5", + "tm_react__MOBH9_Fe3_Charge1_UHF5_swaplig_0_newlig_NCOc1cccnc17_step0_-1_6", + "tm_react__ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_OC1NSOOc2ccccc122_step4_-2_5", + "tm_react__MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step17_2_3", + "tm_react__ROST59_Eu3_Charge1_UHF6_swaplig_3_newlig_FCFF1_rev_step2_-1_7", + "tm_react__MOBH28_V2_Charge1_UHF3_swaplig_0_newlig_c1ccccc13_rev_step37_1_4", + "tm_react__MOBH32_Cd2_Charge1_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step4_-1_1", + "tm_react__MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_OCO2_step15_0_3", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_step16_2_4", + "tm_react__MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step8_2_5", + "tm_react__MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_CNCCN4_rev_step2_1_1", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_ClCH21_rev_step24_1_2", + "tm_react__MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_ONOO3_rev_step15_2_5", + "tm_react__MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_2_4", + "tm_react__MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step14_1_1", + "tm_react__ROST59_Tm3_Charge1_UHF2_swaplig_2_newlig_Fc1cFcFcOcFc1F7_rev_step1_-1_3", + "tm_react__ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step11_-1_1", + "tm_react__MOR23_Ru3_Charge2_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step4_2_6", + "tm_react__MOR34_W4_Charge4_UHF2_swaplig_0_newlig_CNCCONCC4_step5_4_3", + "tm_react__ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_CPCc1ccccc11_step5_0_5", + "tm_react__ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_BH2n1cccn1n1cccn1510_rev_step26_0_1", + "tm_react__MOBH29_In3_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step13_0_1", + "tm_react__MOBH5_Lu3_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step5_2_1", + "tm_react__MOR27_Mn4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step41_2_4", + "tm_react__ROST59_Co3_Charge1_UHF4_swaplig_4_newlig_CSiCC1_step9_-1_5", + "tm_react__MOR5_Cr3_Charge2_UHF3_swaplig_1_newlig_O0_rev_step43_2_4", + "tm_react__MOBH35_Ti2_Charge2_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_rev_step9_2_3", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_NCNCN0_step3_0_3", + "tm_react__MOR31_Sn4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step8_2_1", + "tm_react__ROST1_Rh3_Charge0_UHF4_swaplig_0_newlig_CSiCCO4_step1_0_5", + "tm_react__ROST29_Gd3_Charge0_UHF7_swaplig_0_newlig_NC1_step18_0_8", + "tm_react__MOR5_Lu3_Charge2_UHF0_swaplig_1_newlig_Cc1ccncc14_step5_2_1", + "tm_react__MOR26_Co3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_rev_step8_1_5", + "tm_react__MOBH29_La3_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step2_0_1", + "tm_react__MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_O1BOc2ccccc121_rev_step11_0_3", + "tm_react__MOR6_Au3_Charge3_UHF2_swaplig_0_newlig_CN1CCNC1S6_rev_step0_3_3", + "tm_react__MOR5_Gd3_Charge2_UHF7_swaplig_1_newlig_CNHCCc1ccccc19_rev_step6_2_8", + "tm_react__MOBH13_Mo4_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step5_2_3", + "tm_react__ROST34_Co3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step22_0_5", + "tm_react__MOR31_Cu2_Charge0_UHF1_swaplig_0_newlig_CSiCCCC5_step18_0_2", + "tm_react__MOBH17_Sn4_Charge4_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_rev_step14_4_1", + "tm_react__MOBH15_Ti3_Charge0_UHF1_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step4_0_2", + "tm_react__ROST41_Sc3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step27_1_1", + "tm_react__ROST22_Ru4_Charge1_UHF4_swaplig_0_newlig_SC1NCCCC10_step9_1_5", + "tm_react__MOBH13_La3_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_step13_1_1", + "tm_react__MOR39_Au3Au3_Charge4_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step3_4_5", + "tm_react__MOR39_Ga3Bi3_Charge4_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step17_4_1", + "tm_react__MOBH32_Ca2_Charge1_UHF0_swaplig_0_newlig_Nc1ccccc10_rev_step0_-1_1", + "tm_react__MOR20_Au3_Charge2_UHF2_swaplig_1_newlig_CSCO3_rev_step1_2_3", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFFCOO6_step45_0_1", + "tm_react__MOR2_Mn2_Charge2_UHF5_swaplig_0_newlig_O0_rev_step3_2_6", + "tm_react__MOR20_W4_Charge3_UHF2_swaplig_0_newlig_Nc1ccccn16_step42_3_3", + "tm_react__MOR19_Pm3_Charge2_UHF4_swaplig_1_newlig_CO1_step5_2_5", + "tm_react__MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccc10_step3_2_1", + "tm_react__MOR5_Au3_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step15_2_3", + "tm_react__MOBH34_Hg2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step9_0_1", + "tm_react__MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccccc14_step30_1_3", + "tm_react__MOR20_Ir4_Charge3_UHF5_swaplig_2_newlig_OClOOO4_step23_3_6", + "tm_react__MOR41_Cr3_Charge1_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_rev_step19_-1_4", + "tm_react__ROST13_Sn2_Charge0_UHF0_swaplig_1_newlig_S1CCNC13_step5_0_1", + "tm_react__MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_CCOPOCCOCC3_rev_step11_-1_1", + "tm_react__MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_FCFCFFF1_step23_0_4", + "tm_react__MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_2_6", + "tm_react__MOR24_Sc3_Charge1_UHF0_swaplig_1_newlig_CSCO3_rev_step0_-1_1", + "tm_react__MOR16_Sn4_Charge2_UHF0_swaplig_2_newlig_OS1ONCOc2ccccc125_step7_-2_1", + "tm_react__ROST26_Bi3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_step7_1_1", + "tm_react__MOBH14_Pr3_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_step7_2_4", + "tm_react__ROST45_W4_Charge2_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step5_2_3", + "tm_react__MOR11_Cr2_Charge0_UHF4_swaplig_2_newlig_OC1NSOOc2ccccc122_step7_0_5", + "tm_react__MOR28_Nd3_Charge1_UHF3_swaplig_0_newlig_F0_step0_1_4", + "tm_react__ROST59_Mn4_Charge0_UHF3_swaplig_3_newlig_FCFFSOOO7_rev_step2_0_4", + "tm_react__MOR27_Tl3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step22_1_1", + "tm_react__MOR5_Ni2_Charge1_UHF2_swaplig_2_newlig_NH3CCOO4_rev_step41_1_3", + "tm_react__MOBH29_Pd4_Charge1_UHF4_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step2_1_5", + "tm_react__MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_rev_step38_2_6", + "tm_react__MOR1_Cd2_Charge2_UHF0_swaplig_1_newlig_NCNO3_rev_step2_2_1", + "tm_react__MOBH35_Hg2_Charge2_UHF0_swaplig_0_newlig_CCO1_rev_step7_2_1", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step63_2_5", + "tm_react__ROST41_Pt2_Charge0_UHF2_swaplig_0_newlig_c1cccnc1c1ccccn1411_step25_0_3", + "tm_react__ROST34_La3_Charge0_UHF0_swaplig_0_newlig_CCCCO4_rev_step36_0_1", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step4_2_3", + "tm_react__MOBH35_Pt4_Charge4_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step18_4_5", + "tm_react__MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_Sc1ccccc10_step35_0_6", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_CCCCPNCCCCCCCC5_step16_2_4", + "tm_react__MOR14_Pd2_Charge0_UHF2_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step10_0_3", + "tm_react__MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_NCNO3_rev_step1_1_3", + "tm_react__MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step5_0_1", + "tm_react__MOR20_Mn3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step7_2_5", + "tm_react__ROST31_Ir3_Charge1_UHF4_swaplig_0_newlig_CNCCc1ccccc19_step20_-1_5", + "tm_react__ROST41_Mg2_Charge0_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step52_0_1", + "tm_react__MOBH10_K1Nb5_Charge2_UHF0_swaplig_1_newlig_F0_step1_2_1", + "tm_react__MOBH8_Tm3_Charge1_UHF2_swaplig_0_newlig_CNCCSNCC4_rev_step5_-1_3", + "tm_react__ROST29_Sn2_Charge1_UHF0_swaplig_0_newlig_CCO1_step20_-1_1", + "tm_react__ROST15_Ce3_Charge0_UHF1_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step35_0_2", + "tm_react__MOR35_Gd3_Charge3_UHF7_swaplig_1_newlig_CN1CCNCC1Se7_rev_step28_3_8", + "tm_react__MOBH34_Mo4_Charge2_UHF2_swaplig_0_newlig_CSOOO4_step17_2_3", + "tm_react__MOBH4_Pr3_Charge1_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step2_-1_3", + "tm_react__MOR35_Pm3_Charge3_UHF4_swaplig_0_newlig_CNCCONCC4_rev_step24_3_5", + "tm_react__MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step39_2_1", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_ONOO3_rev_step19_-2_1", + "tm_react__MOR3_Eu2_Charge2_UHF7_swaplig_0_newlig_CN1CCNC14_rev_step9_2_8", + "tm_react__MOR5_Y3_Charge2_UHF0_swaplig_2_newlig_CCCN3_rev_step34_2_1", + "tm_react__MOBH33_Eu2_Charge1_UHF7_swaplig_2_newlig_CNCCc1ccccc19_rev_step30_-1_8", + "tm_react__MOR6_V2_Charge2_UHF3_swaplig_0_newlig_CPCc1ccccc11_rev_step9_2_4", + "tm_react__MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_2_1", + "tm_react__MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_CCOCFFFCFFF2_rev_step9_-1_1", + "tm_react__ROST45_W4_Charge2_UHF2_swaplig_1_newlig_CCO2_rev_step6_2_3", + "tm_react__MOR18_Ho3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step0_2_5", + "tm_react__MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_step27_1_5", + "tm_react__MOBH28_Ni2_Charge1_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step17_1_3", + "tm_react__MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_OC1CCCCCN10_rev_step24_2_6", + "tm_react__MOR39_Bi3Au3_Charge4_UHF2_swaplig_0_newlig_CCO2_step8_4_3", + "tm_react__ROST31_Yb3_Charge1_UHF1_swaplig_0_newlig_SCN2_step9_-1_2", + "tm_react__ROST59_Cr3_Charge1_UHF3_swaplig_2_newlig_CCc1ccccc10_rev_step8_-1_4", + "tm_react__MOR7_Tc4_Charge4_UHF3_swaplig_0_newlig_NCOc1ccncc16_rev_step12_4_4", + "tm_react__MOR27_Bi3_Charge1_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step27_1_1", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step30_2_5", + "tm_react__MOR23_Tm3_Charge2_UHF2_swaplig_2_newlig_Clc1ccClcClcClc1Cl2_rev_step19_2_3", + "tm_react__ROST34_Lu3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step38_0_1", + "tm_react__MOBH12_Tc4_Charge0_UHF3_swaplig_0_newlig_FCFFCOO6_step3_0_4", + "tm_react__MOBH24_Hf4_Charge3_UHF0_swaplig_1_newlig_CNCCN4_step10_3_1", + "tm_react__ROST26_Co3_Charge1_UHF4_swaplig_1_newlig_NC1_rev_step7_1_5", + "tm_react__ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CNCCCO5_step8_2_6", + "tm_react__MOR19_Cr3_Charge2_UHF3_swaplig_1_newlig_OC1_step17_2_4", + "tm_react__ROST15_Co2_Charge1_UHF3_swaplig_1_newlig_CPCCO4_rev_step18_-1_4", + "tm_react__MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCC1_rev_step32_2_6", + "tm_react__ROST14_Hg2_Charge1_UHF0_swaplig_1_newlig_CCOCC2_rev_step8_-1_1", + "tm_react__MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step6_4_5", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_CNCCc1ccccc19_rev_step24_0_3", + "tm_react__MOBH29_Ti3_Charge0_UHF1_swaplig_0_newlig_Cl0_rev_step10_0_2", + "tm_react__ROST13_Dy3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step17_1_6", + "tm_react__MOBH33_Os4_Charge1_UHF4_swaplig_1_newlig_CNCSNC3_rev_step3_1_5", + "tm_react__ROST29_Zr4_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step6_1_1", + "tm_react__MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_Br0_step1_2_1", + "tm_react__MOR12_Mg2_Charge2_UHF0_swaplig_0_newlig_NCNS3_step16_2_1", + "tm_react__MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_OC1_step21_-1_2", + "tm_react__MOR10_Dy3_Charge2_UHF5_swaplig_0_newlig_CPCCO4_step9_2_6", + "tm_react__ROST29_Cu2_Charge1_UHF1_swaplig_0_newlig_Oc1ccccc1COO9_step7_-1_2", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step7_0_4", + "tm_react__ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step17_-1_1", + "tm_react__ROST40_Be2_Charge0_UHF0_swaplig_0_newlig_COCCOC14_step13_0_1", + "tm_react__ROST22_W4_Charge1_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step9_1_3", + "tm_react__MOBH28_Ho3_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step14_2_5", + "tm_react__MOR23_In3_Charge2_UHF0_swaplig_2_newlig_Brc1ccccc1COO9_rev_step15_2_1", + "tm_react__MOR20_Eu3_Charge2_UHF6_swaplig_1_newlig_NC1Nc2ccccc2S12_step12_2_7", + "tm_react__MOR9_Pm3_Charge2_UHF4_swaplig_1_newlig_OCOc1ccccc1NOONOO2_step9_2_5", + "tm_react__MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step19_0_1", + "tm_react__MOBH17_Sn2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_rev_step14_2_1", + "tm_react__MOBH32_Pt2_Charge1_UHF2_swaplig_0_newlig_CNCCN4_rev_step1_-1_3", + "tm_react__MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step12_1_1", + "tm_react__ROST31_Bi3_Charge1_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step15_-1_1", + "tm_react__MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_ONO2_step2_0_1", + "tm_react__MOBH28_Ga3_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step15_2_1", + "tm_react__ROST34_Pd4_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step6_1_5", + "tm_react__MOBH13_Re4_Charge2_UHF3_swaplig_1_newlig_FTeFFFFO6_rev_step9_2_4", + "tm_react__MOR20_Pd4_Charge3_UHF4_swaplig_0_newlig_N1CCCN14_rev_step6_3_5", + "tm_react__MOBH3_Hf4_Charge0_UHF0_swaplig_0_newlig_CSiCCO4_step1_0_1", + "tm_react__MOR11_Mg2_Charge0_UHF0_swaplig_2_newlig_Cc1ccCccc1NCCCC8_step12_0_1", + "tm_react__MOR11_Mn2_Charge0_UHF5_swaplig_1_newlig_CH30_step1_0_6", + "tm_react__MOBH23_Hf4_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_rev_step4_1_1", + "tm_react__ROST14_Lu3_Charge0_UHF0_swaplig_2_newlig_N1CNc2ccccc122_step18_0_1", + "tm_react__MOBH30_Pb2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_step19_0_1", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step22_2_3", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step33_2_5", + "tm_react__MOR28_Er3_Charge1_UHF3_swaplig_0_newlig_CCC1CCCONCONC1O10_step27_1_4", + "tm_react__MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_c1ccncc13_rev_step3_-1_1", + "tm_react__MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_1_newlig_CSiCCO4_step9_2_2", + "tm_react__MOBH33_Hg2_Charge1_UHF0_swaplig_1_newlig_CCNO3_rev_step25_-1_1", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_SCN0_step66_0_1", + "tm_react__MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_rev_step10_4_5", + "tm_react__MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step11_3_2", + "tm_react__MOR11_W4_Charge2_UHF2_swaplig_1_newlig_OCN2_step2_2_3", + "tm_react__MOR6_Sn2_Charge2_UHF0_swaplig_1_newlig_OC1_rev_step3_2_1", + "tm_react__MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step7_-1_1", + "tm_react__ROST14_Ca2_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_rev_step10_-1_1", + "tm_react__MOBH24_Ir4_Charge3_UHF5_swaplig_1_newlig_NCNS3_step5_3_6", + "tm_react__ROST14_V2_Charge1_UHF3_swaplig_2_newlig_C1N2CN3CN1CPC2C37_rev_step11_-1_4", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_step55_0_3", + "tm_react__MOR40_Nd3Ti2_Charge2_UHF5_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step8_-2_6", + "tm_react__ROST40_Sc3_Charge1_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step13_1_1", + "tm_react__MOBH23_Pd4_Charge1_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step17_1_5", + "tm_react__MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_CH30_step16_2_1", + "tm_react__MOBH24_Ti2_Charge1_UHF2_swaplig_0_newlig_CN1CCNC1S6_step1_1_3", + "tm_react__MOBH5_Cr2_Charge1_UHF4_swaplig_0_newlig_CCOPOCCOCC3_step7_1_5", + "tm_react__MOBH9_Ga3_Charge1_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step18_-1_1", + "tm_react__MOBH26_Pd4_Charge2_UHF4_swaplig_3_newlig_CCOO3_step14_2_5", + "tm_react__MOR27_Ce4_Charge2_UHF0_swaplig_0_newlig_OCO2_step44_2_1", + "tm_react__MOR20_Cr3_Charge2_UHF3_swaplig_2_newlig_Tec1ccccc10_step7_2_4", + "tm_react__MOR5_Cr3_Charge2_UHF3_swaplig_1_newlig_SC1NCCN10_rev_step12_2_4", + "tm_react__MOBH33_Pd4_Charge1_UHF4_swaplig_1_newlig_Nc1ccccn16_rev_step13_1_5", + "tm_react__MOR1_Pb2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step6_2_1", + "tm_react__MOBH23_Ti4_Charge1_UHF0_swaplig_0_newlig_CCCO3_step6_1_1", + "tm_react__MOBH9_Sc3_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step15_-1_1", + "tm_react__MOR5_Al3_Charge2_UHF0_swaplig_0_newlig_COPOCOC2_step6_2_1", + "tm_react__MOBH34_Pb4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step6_2_1", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step0_0_1", + "tm_react__MOR21_Y3_Charge2_UHF0_swaplig_0_newlig_Cc1ccccCc1N28_step22_-2_1", + "tm_react__MOBH31_Be2_Charge0_UHF0_swaplig_0_newlig_OClOOO4_rev_step18_0_1", + "tm_react__MOR21_Co3_Charge2_UHF4_swaplig_0_newlig_CCCCN24_rev_step17_-2_5", + "tm_react__MOR17_V3_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_step5_2_4", + "tm_react__ROST26_Fe3_Charge1_UHF5_swaplig_0_newlig_OCOc1ccccn128_step18_1_6", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step3_2_6", + "tm_react__ROST14_Ce3_Charge0_UHF1_swaplig_2_newlig_CNCCCO5_rev_step22_0_2", + "tm_react__MOBH32_Pb2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step10_-1_1", + "tm_react__MOBH33_V4_Charge1_UHF1_swaplig_1_newlig_CNCCNNCC4_rev_step10_1_2", + "tm_react__ROST37_Gd3_Charge0_UHF7_swaplig_0_newlig_FCFFCOO6_rev_step9_0_8", + "tm_react__MOR7_Pt4_Charge4_UHF4_swaplig_1_newlig_C1CCOC13_step7_4_5", + "tm_react__ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_S1CCNC13_step22_0_3", + "tm_react__MOR23a_La3_Charge2_UHF0_swaplig_0_newlig_CCOPOCCOCC3_rev_step15_2_1", + "tm_react__MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CNHCCc1ccccc19_step8_4_1", + "tm_react__MOR18_Lu3_Charge2_UHF0_swaplig_0_newlig_CNCSNC3_rev_step9_2_1", + "tm_react__MOR37_Tc4_Charge4_UHF3_swaplig_0_newlig_CCPCCCC2_rev_step27_4_4", + "tm_react__MOR5_Ti3_Charge2_UHF1_swaplig_1_newlig_CN1CCNCC1Se7_rev_step6_2_2", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_CCCCO4_rev_step4_2_5", + "tm_react__MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_CNCCONCC4_step19_2_5", + "tm_react__MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_CCO2_rev_step6_1_5", + "tm_react__ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step8_1_1", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Sc1ccccc10_rev_step36_2_5", + "tm_react__ROST33_Mo4_Charge1_UHF2_swaplig_0_newlig_Br0_rev_step2_-1_3", + "tm_react__ROST14_Ti3_Charge0_UHF1_swaplig_1_newlig_CCCPCCCCCC3_rev_step1_0_2", + "tm_react__ROST29_Os4_Charge1_UHF4_swaplig_0_newlig_OCN2_step20_1_5", + "tm_react__MOR18_Sm3_Charge2_UHF5_swaplig_1_newlig_CN1CCNC1S6_step1_2_6", + "tm_react__MOR19_Rh3_Charge2_UHF4_swaplig_0_newlig_C1CCOC13_step14_2_5", + "tm_react__MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_CSC1_rev_step20_0_1", + "tm_react__MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_step32_0_3", + "tm_react__MOR5_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCPCCCCCC3_rev_step5_1_8", + "tm_react__MOBH25_Zr4_Charge3_UHF0_swaplig_0_newlig_O0_step4_3_1", + "tm_react__MOR5_Mn2_Charge1_UHF5_swaplig_2_newlig_O0_rev_step29_1_6", + "tm_react__MOR20_W4_Charge3_UHF2_swaplig_2_newlig_CCO1_rev_step10_3_3", + "tm_react__ROST29_Re4_Charge1_UHF3_swaplig_0_newlig_SCN0_rev_step8_1_4", + "tm_react__ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_CNCCONCC4_rev_step11_2_4", + "tm_react__MOBH12_V4_Charge0_UHF1_swaplig_1_newlig_OC1CCCCCN10_step15_0_2", + "tm_react__ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step12_-1_3", + "tm_react__ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CNCCSNCC4_step12_2_6", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step14_0_1", + "tm_react__MOBH33_Ca2_Charge1_UHF0_swaplig_1_newlig_CPc1ccccc1c1ccccc11_rev_step9_-1_1", + "tm_react__ROST5_Ir3_Charge3_UHF4_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step1_3_5", + "tm_react__MOR22_Bi3Sc3_Charge4_UHF0_swaplig_0_newlig_ClCClClCOO6_rev_step27_4_1", + "tm_react__ROST16_Mg2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step5_-2_1", + "tm_react__MOR20_Co3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step18_2_5", + "tm_react__MOBH29_W4_Charge1_UHF2_swaplig_0_newlig_CSiCCCHSiCCC4_step7_1_3", + "tm_react__MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step28_2_1", + "tm_react__ROST33_Mn4_Charge1_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step16_-1_4", + "tm_react__ROST40_Gd3_Charge1_UHF7_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step14_1_8", + "tm_react__ROST40_Mg2_Charge0_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step7_0_1", + "tm_react__ROST16_Co2_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_rev_step10_-2_4", + "tm_react__ROST34_Ce4_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step26_1_1", + "tm_react__ROST16_Nb5_Charge1_UHF0_swaplig_0_newlig_CSOOO4_rev_step5_1_1", + "tm_react__MOR28_Pb4_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step21_2_1", + "tm_react__MOR39_Pr3Ti3_Charge4_UHF3_swaplig_0_newlig_CCCO3_rev_step30_4_4", + "tm_react__MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step57_2_5", + "tm_react__ROST23_Sn2_Charge2_UHF0_swaplig_0_newlig_COCONN35_rev_step22_2_1", + "tm_react__MOBH31_Hg2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step3_0_1", + "tm_react__MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_Sec1ccccc10_rev_step16_1_5", + "tm_react__MOBH15_Yb3_Charge0_UHF1_swaplig_0_newlig_NCNS3_step7_0_2", + "tm_react__MOR18_W4_Charge3_UHF2_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step0_3_3", + "tm_react__MOR3_V2_Charge2_UHF3_swaplig_0_newlig_O0_step3_2_4", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CCN2_step25_2_1", + "tm_react__ROST15_Mg2_Charge1_UHF0_swaplig_2_newlig_N0_step34_-1_1", + "tm_react__MOR31_Eu2_Charge0_UHF7_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step0_0_8", + "tm_react__MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step11_2_3", + "tm_react__MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step7_0_3", + "tm_react__MOR5_Bi3_Charge2_UHF0_swaplig_1_newlig_CCPCCCC2_step10_2_1", + "tm_react__MOBH12_Re4_Charge0_UHF3_swaplig_0_newlig_FTeFFFFO6_rev_step17_0_4", + "tm_react__ROST40_Ti4_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step31_2_1", + "tm_react__MOBH23_Ce4_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_step6_1_1", + "tm_react__MOBH34_V4_Charge2_UHF1_swaplig_0_newlig_ClCClCOO5_step17_2_2", + "tm_react__ROST59_V4_Charge0_UHF1_swaplig_0_newlig_CCCCH23_rev_step0_0_2", + "tm_react__MOBH5_Bi3_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_step2_2_1", + "tm_react__MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step19_2_6", + "tm_react__ROST35_Tl3_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step6_-2_1", + "tm_react__ROST29_W4_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step1_1_3", + "tm_react__ROST45_W4_Charge2_UHF2_swaplig_1_newlig_CCPCCCC2_rev_step0_2_3", + "tm_react__ROST34_Pt2_Charge1_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step16_-1_3", + "tm_react__MOBH26_Cr3_Charge1_UHF3_swaplig_2_newlig_CO1_step18_1_4", + "tm_react__ROST31_Sn2_Charge2_UHF0_swaplig_0_newlig_OCO2_rev_step10_-2_1", + "tm_react__MOR19_Tc4_Charge3_UHF3_swaplig_2_newlig_O1BOc2ccccc121_step26_3_4", + "tm_react__ROST52_Dy3_Charge1_UHF5_swaplig_0_newlig_Sc1ccccc10_rev_step11_-1_6", + "tm_react__MOR28_Mo4_Charge2_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_rev_step11_2_3", + "tm_react__ROST41_Au3_Charge1_UHF2_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step39_1_3", + "tm_react__MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step20_2_5", + "tm_react__MOR1_Tm3_Charge3_UHF2_swaplig_1_newlig_N1CCNC13_rev_step7_3_3", + "tm_react__ROST34_Mo4_Charge1_UHF2_swaplig_0_newlig_CC1CCCCN16_rev_step21_1_3", + "tm_react__MOR11_Ca2_Charge0_UHF0_swaplig_1_newlig_ONOO3_rev_step45_0_1", + "tm_react__ROST26_Ti3_Charge1_UHF1_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step27_1_2", + "tm_react__MOR11_Mg2_Charge0_UHF0_swaplig_1_newlig_CSOOO4_step19_0_1", + "tm_react__MOR34_Ru4_Charge4_UHF4_swaplig_1_newlig_CCNO3_step0_4_5", + "tm_react__MOR34_Ce4_Charge4_UHF0_swaplig_1_newlig_N1CCCN14_rev_step42_4_1", + "tm_react__MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step10_2_1", + "tm_react__MOR33_V4_Charge4_UHF1_swaplig_1_newlig_CPCC1_rev_step30_4_2", + "tm_react__ROST29_Ru3_Charge0_UHF5_swaplig_0_newlig_CC1CCCCN16_step5_0_6", + "tm_react__MOBH17_W4_Charge4_UHF2_swaplig_0_newlig_NCOc1cccnc17_step4_4_3", + "tm_react__ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_NCNO3_step24_0_4", + "tm_react__MOR31_V2_Charge0_UHF3_swaplig_0_newlig_CSiCCCH24_rev_step2_0_4", + "tm_react__MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_Clc1ccccc1COO9_rev_step5_1_5", + "tm_react__ROST59_W4_Charge0_UHF2_swaplig_4_newlig_FTeFFFFO6_rev_step4_0_3", + "tm_react__MOR1_Lu3_Charge3_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step3_3_1", + "tm_react__MOR10_Tl3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step5_2_1", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_step26_2_5", + "tm_react__MOBH26_Sr2_Charge0_UHF0_swaplig_1_newlig_Nc1ccncc14_rev_step3_0_1", + "tm_react__MOR41_Ti3_Charge1_UHF1_swaplig_0_newlig_OClOOO4_step7_-1_2", + "tm_react__MOBH4_Fe3_Charge1_UHF5_swaplig_0_newlig_Br0_step0_-1_6", + "tm_react__MOR8_Lu3_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step3_2_1", + "tm_react__ROST45_Hf4_Charge2_UHF0_swaplig_1_newlig_NH3CCOO4_rev_step15_2_1", + "tm_react__MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_NC1_rev_step8_1_5", + "tm_react__ROST53_Pd4_Charge0_UHF4_swaplig_0_newlig_CCc1ccccc10_rev_step4_0_5", + "tm_react__MOBH35_Ni2_Charge2_UHF2_swaplig_0_newlig_CH2c1ccccc10_step4_2_3", + "tm_react__ROST13_Rh3_Charge1_UHF4_swaplig_0_newlig_CNCCCNCC15_rev_step8_1_5", + "tm_react__ROST29_Gd3_Charge0_UHF7_swaplig_0_newlig_O1BOc2ccccc121_rev_step9_0_8", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step25_2_5", + "tm_react__MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_rev_step8_2_4", + "tm_react__MOR23a_Ga3_Charge2_UHF0_swaplig_2_newlig_OC1CCCON16_rev_step1_2_1", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_1_newlig_Cc1ccccc1SOOO10_step5_-2_1", + "tm_react__MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step48_2_1", + "tm_react__MOBH31_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step11_0_1", + "tm_react__MOR5_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCN3_step4_1_8", + "tm_react__MOBH24_Ba2_Charge1_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step5_1_1", + "tm_react__ROST15_Mn3_Charge0_UHF4_swaplig_0_newlig_ONO2_step29_0_5", + "tm_react__MOBH8_Co2_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_rev_step0_-2_4", + "tm_react__ROST41_Pr3_Charge1_UHF2_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step18_1_3", + "tm_react__ROST34_Cd2_Charge1_UHF0_swaplig_0_newlig_FCFFCOCFFFCFFF5_step3_-1_1", + "tm_react__MOR26_Rh3_Charge1_UHF4_swaplig_0_newlig_NC1_step26_1_5", + "tm_react__MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_COPOCOC2_step27_4_1", + "tm_react__ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step5_2_4", + "tm_react__ROST13_Ca2_Charge0_UHF0_swaplig_1_newlig_Clc1cccnc15_step29_0_1", + "tm_react__ROST34_Ti3_Charge0_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step36_0_2", + "tm_react__ROST15_Ti3_Charge0_UHF1_swaplig_2_newlig_C1CCOC13_rev_step4_0_2", + "tm_react__MOR5_Sn2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step27_1_1", + "tm_react__MOBH34_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step17_2_1", + "tm_react__MOR28_Pr3_Charge1_UHF2_swaplig_0_newlig_CCOO3_step23_1_3", + "tm_react__MOR40_Bi3Au3_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step14_-1_3", + "tm_react__MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step14_0_1", + "tm_react__MOBH4_Hg2_Charge2_UHF0_swaplig_0_newlig_F0_step13_-2_1", + "tm_react__MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_N1CCNC13_rev_step3_1_5", + "tm_react__MOR5_Sr2_Charge1_UHF0_swaplig_1_newlig_CPc1ccccc1c1ccccc11_step10_1_1", + "tm_react__MOBH35_Co2_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step5_2_4", + "tm_react__MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step11_0_1", + "tm_react__MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step8_0_5", + "tm_react__MOR11_Pt2_Charge0_UHF2_swaplig_2_newlig_c1ccccc13_rev_step12_0_3", + "tm_react__MOBH17_Pb4_Charge4_UHF0_swaplig_0_newlig_Clc1cccnc15_step8_4_1", + "tm_react__ROST20_Ce4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_step5_2_1", + "tm_react__MOBH13_Nd3_Charge1_UHF3_swaplig_0_newlig_CNCCCO5_rev_step6_1_4", + "tm_react__MOR11_Ru4_Charge2_UHF4_swaplig_1_newlig_FBFFF0_step12_2_5", + "tm_react__MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_step10_2_1", + "tm_react__MOBH28_Pd2_Charge1_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step6_1_3", + "tm_react__ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step1_-2_5", + "tm_react__MOBH33_W4_Charge1_UHF2_swaplig_0_newlig_Brc1cccnc15_step12_1_3", + "tm_react__MOBH14_Yb3_Charge2_UHF1_swaplig_1_newlig_NCNCN0_step9_2_3", + "tm_react__MOR26_Sc3_Charge1_UHF0_swaplig_0_newlig_CO1_rev_step3_1_1", + "tm_react__MOBH15_Nd3_Charge0_UHF3_swaplig_0_newlig_S1CCNC13_step9_0_4", + "tm_react__MOR1_Tm3_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step10_3_3", + "tm_react__MOR2_Eu2_Charge2_UHF7_swaplig_1_newlig_CCN2_rev_step21_2_8", + "tm_react__MOR2_In3_Charge3_UHF0_swaplig_1_newlig_C1CCOC13_rev_step15_3_1", + "tm_react__ROST52_Ga3_Charge1_UHF0_swaplig_1_newlig_I0_step2_-1_1", + "tm_react__MOR31_Ba2_Charge0_UHF0_swaplig_0_newlig_CSiCCO4_step19_0_1", + "tm_react__ROST40_Mg2_Charge0_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step1_0_1", + "tm_react__MOR7_Pb4_Charge4_UHF0_swaplig_1_newlig_N1CCCN14_step7_4_1", + "tm_react__MOR23a_Cr3_Charge2_UHF3_swaplig_1_newlig_CN1CCCNC1ON5_rev_step13_2_4", + "tm_react__ROST13_Yb3_Charge1_UHF1_swaplig_1_newlig_CCNO3_rev_step9_1_2", + "tm_react__ROST22_Pb4_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step1_1_1", + "tm_react__ROST14_Ga3_Charge0_UHF0_swaplig_1_newlig_OC1CCCCCN10_step11_0_1", + "tm_react__ROST53_V4_Charge0_UHF1_swaplig_0_newlig_CCO1_rev_step9_0_2", + "tm_react__MOR35_Pt4_Charge4_UHF4_swaplig_0_newlig_CN1CCNCC1Se7_rev_step4_4_5", + "tm_react__MOBH12_Pd4_Charge0_UHF4_swaplig_2_newlig_OSOOO3_step10_0_5", + "tm_react__MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_SeCN2_step9_0_5", + "tm_react__MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_ONOO3_rev_step14_0_3", + "tm_react__MOBH34_Cu2_Charge0_UHF1_swaplig_0_newlig_CCCCO4_step18_0_2", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_CSOOO4_step14_-2_1", + "tm_react__MOR12_Pb2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step13_2_1", + "tm_react__MOR1_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step7_3_6", + "tm_react__MOBH24_Ti4_Charge3_UHF0_swaplig_1_newlig_CNCSNC3_step7_3_1", + "tm_react__ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_NCNS3_step33_0_6", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_CNCCNNCC4_rev_step5_0_1", + "tm_react__ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc12_step20_0_5", + "tm_react__MOR40_Mn3W4_Charge0_UHF6_swaplig_1_newlig_CSiCCCH24_step9_0_7", + "tm_react__MOBH24_Cd2_Charge1_UHF0_swaplig_0_newlig_NCc1cccnc16_step19_1_1", + "tm_react__MOBH15_Er3_Charge0_UHF3_swaplig_0_newlig_OC1_step8_0_4", + "tm_react__MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step9_0_1", + "tm_react__MOBH33_Sn4_Charge1_UHF0_swaplig_2_newlig_BH3CN2_rev_step4_1_1", + "tm_react__MOR35_Ir4_Charge4_UHF5_swaplig_0_newlig_CN1CCCNC1ON5_step13_4_6", + "tm_react__MOR2_Cr3_Charge3_UHF3_swaplig_0_newlig_SC1NCCCN10_rev_step20_3_4", + "tm_react__MOR33_Ga3_Charge3_UHF0_swaplig_1_newlig_CNCCN4_step12_3_1", + "tm_react__MOR35_Ir4_Charge4_UHF5_swaplig_1_newlig_SC1NCCCN10_rev_step0_4_6", + "tm_react__MOR27_Re4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step52_2_4", + "tm_react__MOBH33_V4_Charge1_UHF1_swaplig_0_newlig_CO1_step4_1_2", + "tm_react__MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step16_2_1", + "tm_react__MOR28_Rh3_Charge1_UHF4_swaplig_0_newlig_O1BOc2ccccc121_rev_step25_1_5", + "tm_react__MOBH25_V2_Charge1_UHF3_swaplig_0_newlig_CN1CCNC14_step3_1_4", + "tm_react__MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_OCO2_step13_0_3", + "tm_react__ROST15_Tl3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_step6_0_1", + "tm_react__MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step24_0_1", + "tm_react__MOBH33_Be2_Charge1_UHF0_swaplig_2_newlig_CSiCCCC5_rev_step8_-1_1", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_F0_rev_step5_2_1", + "tm_react__MOBH31_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step9_0_1", + "tm_react__ROST14_Tm3_Charge0_UHF2_swaplig_2_newlig_C1N2CN3CN1CNC2C31_step7_0_3", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CO1_step11_4_1", + "tm_react__MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_S1CCNC13_step16_3_5", + "tm_react__MOR28_W4_Charge2_UHF2_swaplig_0_newlig_CSOOO4_step12_2_3", + "tm_react__MOBH13_Zr4_Charge2_UHF0_swaplig_1_newlig_OClOOO4_step34_2_1", + "tm_react__ROST15_Nd3_Charge0_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step14_0_4", + "tm_react__MOR28_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccccc14_rev_step20_1_3", + "tm_react__ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CNCSNC3_step14_1_1", + "tm_react__MOR27_Ti3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step5_1_2", + "tm_react__ROST32_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step14_-2_1", + "tm_react__MOBH26_Hf4_Charge2_UHF0_swaplig_3_newlig_FBFFF0_step21_2_1", + "tm_react__MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_Br0_step3_0_1", + "tm_react__MOBH24_Be2_Charge1_UHF0_swaplig_1_newlig_CCN2_rev_step0_1_1", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step11_0_1", + "tm_react__MOR26_Ir3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step2_1_5", + "tm_react__MOR26_Sc3_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step15_1_1", + "tm_react__MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step18_2_5", + "tm_react__MOR35_Os4_Charge4_UHF4_swaplig_0_newlig_CSCO1_step7_4_5", + "tm_react__MOR33_Nd3_Charge3_UHF3_swaplig_0_newlig_COPOCOC2_step34_3_4", + "tm_react__ROST31_Co3_Charge1_UHF4_swaplig_0_newlig_FBFFF0_step15_-1_5", + "tm_react__MOR11_Fe2_Charge0_UHF4_swaplig_1_newlig_FTeFFFFO6_rev_step2_0_5", + "tm_react__MOBH26_Tb3_Charge1_UHF6_swaplig_1_newlig_CO1_step5_1_7", + "tm_react__MOR11_Mg2_Charge0_UHF0_swaplig_2_newlig_Clc1ccClcClcClc1Cl2_rev_step12_0_1", + "tm_react__MOR7_Pb4_Charge4_UHF0_swaplig_2_newlig_Nc1ccccn16_step1_4_1", + "tm_react__MOR7_Mo4_Charge4_UHF2_swaplig_1_newlig_NCNO3_step6_4_3", + "tm_react__MOBH27_Os4_Charge3_UHF4_swaplig_1_newlig_CSCO1_step2_3_6", + "tm_react__MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_CPCC1_step14_3_1", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Cl0_step14_0_1", + "tm_react__MOBH4_Hf4_Charge0_UHF0_swaplig_0_newlig_NCNCN0_step12_0_1", + "tm_react__MOBH33_Ce4_Charge1_UHF0_swaplig_2_newlig_ClCH21_rev_step13_1_1", + "tm_react__ROST22_Re4_Charge1_UHF3_swaplig_0_newlig_CPCC1_step4_1_4", + "tm_react__MOR28_Mn3_Charge1_UHF4_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step17_1_5", + "tm_react__MOR41_Re4_Charge0_UHF3_swaplig_0_newlig_Fc1ccccc14_step6_0_4", + "tm_react__MOR35_Sn4_Charge4_UHF0_swaplig_1_newlig_N0_step19_4_1", + "tm_react__ROST13_Cu2_Charge0_UHF1_swaplig_1_newlig_NCc1ccncc15_step7_0_2", + "tm_react__MOR1_Zn2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step5_2_1", + "tm_react__MOR28_Er3_Charge1_UHF3_swaplig_0_newlig_I0_step0_1_4", + "tm_react__MOBH31_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step4_2_4", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_step3_2_5", + "tm_react__MOR8_Al3_Charge2_UHF0_swaplig_2_newlig_CCO2_step6_2_1", + "tm_react__MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step4_0_3", + "tm_react__MOR5_Pt2_Charge1_UHF2_swaplig_2_newlig_CCCO3_step4_1_3", + "tm_react__MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step15_2_1", + "tm_react__MOBH23_Pb4_Charge1_UHF0_swaplig_0_newlig_CNCCSNCC4_step20_1_1", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step15_0_1", + "tm_react__ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step29_0_4", + "tm_react__MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_CH30_rev_step9_2_4", + "tm_react__ROST14_Ga3_Charge0_UHF0_swaplig_2_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step9_0_1", + "tm_react__MOR14_Cu2_Charge0_UHF1_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step60_0_2", + "tm_react__MOBH29_Mn3_Charge0_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step2_0_5", + "tm_react__ROST14_Co2_Charge1_UHF3_swaplig_0_newlig_CCCO3_rev_step19_-1_4", + "tm_react__MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_CSiCCCHSiCCC4_rev_step9_-2_5", + "tm_react__MOR12_Fe3_Charge3_UHF5_swaplig_1_newlig_N1CCCN14_step21_3_6", + "tm_react__MOBH28_Co3_Charge2_UHF4_swaplig_0_newlig_Cl0_step11_2_5", + "tm_react__MOBH25_Ba2_Charge1_UHF0_swaplig_1_newlig_CCCN3_step16_1_1", + "tm_react__MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_CCO1_rev_step31_0_1", + "tm_react__ROST13_V2_Charge0_UHF3_swaplig_1_newlig_N1CCNC13_rev_step10_0_4", + "tm_react__MOBH17_Mg2_Charge2_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_step2_2_1", + "tm_react__ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_NCCN03_rev_step6_1_7", + "tm_react__MOBH9_Ba2_Charge2_UHF0_swaplig_0_newlig_NCc1ccncc15_step16_-2_1", + "tm_react__ROST20_Ti4_Charge2_UHF0_swaplig_0_newlig_N0_step11_2_1", + "tm_react__MOR29_Ti4_Charge2_UHF0_swaplig_0_newlig_F0_rev_step13_2_1", + "tm_react__MOR18_Ir3_Charge2_UHF4_swaplig_1_newlig_c1ccncc13_rev_step10_2_5", + "tm_react__MOBH13_W4_Charge2_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step10_2_3", + "tm_react__MOR5_Ir3_Charge2_UHF4_swaplig_2_newlig_Nc1ccncc14_rev_step45_2_5", + "tm_react__MOR40_Ru3Be2_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step6_-2_6", + "tm_react__MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1_rev_step28_0_5", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_SeCN2_step32_2_6", + "tm_react__MOR11_Pb4_Charge2_UHF0_swaplig_1_newlig_FCFFCOO6_rev_step16_2_1", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_CC1COBOC1CC4_step34_0_3", + "tm_react__MOR5_Ti2_Charge1_UHF2_swaplig_2_newlig_c1ccncc13_step5_1_3", + "tm_react__MOBH28_Nd3_Charge2_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_rev_step15_2_4", + "tm_react__MOBH34_Hg2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step5_0_1", + "tm_react__ROST34_Mn2_Charge1_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step19_-1_6", + "tm_react__ROST32_V4_Charge2_UHF1_swaplig_0_newlig_Fc1ccccc14_step14_-2_2", + "tm_react__MOBH30_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1ccccFc1c1ccccn1313_rev_step11_0_3", + "tm_react__MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_N1CNc2ccccc122_step12_2_3", + "tm_react__MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step1_0_3", + "tm_react__MOBH29_Tb3_Charge0_UHF6_swaplig_1_newlig_OClOOO4_rev_step14_0_7", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_NCc1cccnc16_rev_step17_3_3", + "tm_react__MOR12_Lu3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step0_3_1", + "tm_react__ROST34_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCCO4_step20_-1_1", + "tm_react__MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step5_1_5", + "tm_react__ROST53_Pb4_Charge0_UHF0_swaplig_0_newlig_NC1_rev_step4_0_1", + "tm_react__ROST59_Au3_Charge1_UHF2_swaplig_2_newlig_SCN2_rev_step3_-1_3", + "tm_react__MOBH33_Mn2_Charge1_UHF5_swaplig_2_newlig_Cl0_rev_step19_-1_6", + "tm_react__MOR2_Ca2_Charge2_UHF0_swaplig_1_newlig_CCN2_rev_step11_2_1", + "tm_react__MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_CSC1_rev_step30_1_4", + "tm_react__MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step27_2_4", + "tm_react__MOBH4_Ce4_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step8_0_1", + "tm_react__MOBH15_Au3_Charge0_UHF2_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step4_0_3", + "tm_react__MOR40_Lu3Cd2_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step3_-2_1", + "tm_react__ROST59_Ir3_Charge1_UHF4_swaplig_4_newlig_OC1NSOOc2ccccc122_rev_step5_-1_5", + "tm_react__MOR39_Al3Au3_Charge4_UHF2_swaplig_0_newlig_SC1NCCCC10_step24_4_3", + "tm_react__MOBH29_Ru3_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step3_0_6", + "tm_react__MOBH5_Eu3_Charge2_UHF6_swaplig_0_newlig_Clc1cccnc15_step5_2_7", + "tm_react__MOBH29_Mo4_Charge1_UHF2_swaplig_0_newlig_On1ccccc10_step15_1_4", + "tm_react__MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_rev_step1_2_1", + "tm_react__ROST20_Os4_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc11_step2_2_5", + "tm_react__MOBH30_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_step48_2_1", + "tm_react__MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_Clc1ccccc1CH27_rev_step7_1_2", + "tm_react__MOR11_Ti4_Charge2_UHF0_swaplig_2_newlig_CNCCc1ccccc19_step2_2_1", + "tm_react__MOR28_Y3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step16_1_1", + "tm_react__ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_Cl0_step4_-1_1", + "tm_react__MOR11_Fe2_Charge0_UHF4_swaplig_2_newlig_SeCN2_step2_0_5", + "tm_react__MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step32_1_1", + "tm_react__ROST1_Y3_Charge0_UHF0_swaplig_0_newlig_CCO1_step5_0_1", + "tm_react__MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step11_0_1", + "tm_react__MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_CN1CCNC1S6_step7_2_8", + "tm_react__ROST22_W4_Charge1_UHF2_swaplig_0_newlig_CC1NCCN12_step17_1_3", + "tm_react__MOR24_Ga3_Charge1_UHF0_swaplig_1_newlig_OC1_rev_step0_-1_1", + "tm_react__MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_SC1NCCCC10_step22_2_4", + "tm_react__ROST14_Cr2_Charge1_UHF4_swaplig_1_newlig_CC1NCCN12_rev_step7_-1_5", + "tm_react__MOBH35_Zr4_Charge4_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step8_4_1", + "tm_react__MOR18_Os4_Charge3_UHF4_swaplig_2_newlig_SeCN2_step9_3_5", + "tm_react__ROST16_Ho3_Charge1_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step2_-1_5", + "tm_react__MOR35_Bi3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step26_3_1", + "tm_react__ROST5_Eu2_Charge2_UHF7_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_step9_2_8", + "tm_react__ROST16_Fe3_Charge1_UHF5_swaplig_0_newlig_ClCH21_rev_step20_-1_6", + "tm_react__MOR29_Ti2_Charge0_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_step18_0_3", + "tm_react__MOBH24_Ca2_Charge1_UHF0_swaplig_0_newlig_CSCO3_rev_step6_1_1", + "tm_react__ROST32_Pd4_Charge2_UHF4_swaplig_0_newlig_Sec1ccccc10_rev_step4_-2_5", + "tm_react__MOR19_Ru4_Charge3_UHF4_swaplig_2_newlig_c1ccc2ccccc2c14_step1_3_5", + "tm_react__ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_F0_rev_step39_0_5", + "tm_react__ROST26_Nd3_Charge1_UHF3_swaplig_1_newlig_SCN0_step20_1_4", + "tm_react__MOR28_Nd3_Charge1_UHF3_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step13_1_4", + "tm_react__ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_step10_2_1", + "tm_react__ROST16_La3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step8_-1_1", + "tm_react__ROST32_Ir4_Charge2_UHF5_swaplig_0_newlig_FBFFF0_rev_step20_-2_6", + "tm_react__MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_rev_step15_0_1", + "tm_react__MOBH4_Ca2_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_rev_step20_-2_1", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CN1CCNC14_step29_4_5", + "tm_react__MOBH31_Eu2_Charge0_UHF7_swaplig_0_newlig_FBFFF0_rev_step23_0_8", + "tm_react__MOR23a_Ru4_Charge3_UHF4_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step14_3_5", + "tm_react__ROST16_Ba2_Charge2_UHF0_swaplig_0_newlig_CCCCH23_rev_step18_-2_1", + "tm_react__ROST34_V3_Charge0_UHF2_swaplig_0_newlig_OC1CCCON16_step13_0_3", + "tm_react__MOBH4_Pb4_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step5_0_1", + "tm_react__MOR21_Rh3_Charge2_UHF4_swaplig_1_newlig_CCCO3_step28_-2_5", + "tm_react__ROST13_Cr2_Charge0_UHF4_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step7_0_5", + "tm_react__MOBH24_Zn2_Charge1_UHF0_swaplig_0_newlig_S1CCNC13_rev_step1_1_1", + "tm_react__MOBH19_Ru4_Charge4_UHF4_swaplig_0_newlig_CCPCCCC2_rev_step13_4_5", + "tm_react__ROST59_Fe3_Charge1_UHF5_swaplig_1_newlig_CSC1_step8_-1_6", + "tm_react__MOR31_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1ccccc14_rev_step22_0_1", + "tm_react__MOR11_V2_Charge0_UHF3_swaplig_0_newlig_CPCCCPCC15_rev_step8_0_4", + "tm_react__MOBH13_Pm3_Charge1_UHF4_swaplig_1_newlig_NC1_step18_1_5", + "tm_react__MOBH28_Rh3_Charge2_UHF4_swaplig_0_newlig_CSiCC1_step4_2_5", + "tm_react__MOR18_Fe3_Charge2_UHF5_swaplig_2_newlig_FTeFFFFO6_rev_step17_2_6", + "tm_react__MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_CCOCC2_rev_step20_-1_1", + "tm_react__MOBH25_V4_Charge3_UHF1_swaplig_0_newlig_CNCNO4_rev_step7_3_2", + "tm_react__MOR19_W4_Charge3_UHF2_swaplig_1_newlig_CCOCC2_step16_3_3", + "tm_react__MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step20_3_5", + "tm_react__MOR35_Ir3_Charge3_UHF4_swaplig_1_newlig_CCN2_step1_3_5", + "tm_react__MOR12_Mn2_Charge2_UHF5_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step9_2_6", + "tm_react__MOR40_Ru3Os4_Charge0_UHF9_swaplig_0_newlig_FCFCFFF1_rev_step34_0_10", + "tm_react__MOR11_Ir4_Charge2_UHF5_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step30_2_6", + "tm_react__ROST34_Ti2_Charge1_UHF2_swaplig_0_newlig_OCN2_rev_step42_-1_3", + "tm_react__MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_FCFFSOOO7_step8_2_1", + "tm_react__ROST34_Co3_Charge0_UHF4_swaplig_0_newlig_CCCCCC5_rev_step19_0_5", + "tm_react__MOR19_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step22_2_1", + "tm_react__MOR2_Yb3_Charge3_UHF1_swaplig_0_newlig_NCOc1ccncc16_rev_step17_3_2", + "tm_react__MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_ClCH21_step2_1_8", + "tm_react__MOBH31_Hf4_Charge2_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step34_2_1", + "tm_react__MOBH12_Zr4_Charge0_UHF0_swaplig_1_newlig_OC1_step16_0_1", + "tm_react__ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_F0_step1_-1_4", + "tm_react__ROST26_Be2_Charge0_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step32_0_1", + "tm_react__MOR18_Bi3_Charge2_UHF0_swaplig_2_newlig_OCN2_step12_2_1", + "tm_react__MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_On1ccccc10_step6_0_6", + "tm_react__ROST32_W4_Charge2_UHF2_swaplig_0_newlig_FBFFF0_step5_-2_3", + "tm_react__ROST59_Ir4_Charge0_UHF5_swaplig_3_newlig_COCO2_rev_step5_0_6", + "tm_react__MOBH17_W4_Charge4_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step13_4_3", + "tm_react__ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step17_0_1", + "tm_react__MOR41_Eu3_Charge1_UHF6_swaplig_1_newlig_NH3CCOO4_rev_step13_-1_7", + "tm_react__MOR28_Tl3_Charge1_UHF0_swaplig_0_newlig_CSOOO4_rev_step28_1_1", + "tm_react__MOR23_Ir4_Charge3_UHF5_swaplig_1_newlig_CO1_rev_step13_3_6", + "tm_react__MOR41_Cr3_Charge1_UHF3_swaplig_1_newlig_CO1_rev_step35_-1_4", + "tm_react__MOR11_Hf4_Charge2_UHF0_swaplig_1_newlig_CCCc1ccccCCCc1O12_rev_step10_2_1", + "tm_react__MOBH24_V2_Charge1_UHF3_swaplig_0_newlig_CCCO3_step2_1_4", + "tm_react__MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_CSCO3_rev_step17_1_1", + "tm_react__MOR40_Er3Pr3_Charge1_UHF5_swaplig_1_newlig_NC1_rev_step30_-1_6", + "tm_react__ROST31_V2_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step10_-2_4", + "tm_react__ROST15_In3_Charge0_UHF0_swaplig_2_newlig_Brc1cccnc15_step13_0_1", + "tm_react__MOR28_W4_Charge2_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step37_2_3", + "tm_react__MOBH9_In3_Charge1_UHF0_swaplig_0_newlig_CNCCONCC4_step2_-1_1", + "tm_react__ROST41_Co3_Charge1_UHF4_swaplig_0_newlig_CPCCCPCC15_step35_1_5", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_rev_step4_2_3", + "tm_react__MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step25_2_5", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_CCOO3_step11_-2_1", + "tm_react__MOR5_Ir3_Charge2_UHF4_swaplig_1_newlig_CPc1ccccc1c1ccccc11_step11_2_5", + "tm_react__MOBH9_Ca2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step14_-2_1", + "tm_react__ROST14_Pd2_Charge1_UHF2_swaplig_1_newlig_CCCPCCCCCC3_step0_-1_3", + "tm_react__MOBH12_Sn4_Charge0_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step2_0_1", + "tm_react__MOR40_Bi3In3_Charge1_UHF0_swaplig_1_newlig_ONO2_rev_step2_-1_1", + "tm_react__MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step11_2_5", + "tm_react__MOR11_Ba2_Charge0_UHF0_swaplig_1_newlig_FBFFF0_step1_0_1", + "tm_react__ROST45_Re4_Charge2_UHF3_swaplig_1_newlig_N1CCCN14_rev_step13_2_4", + "tm_react__MOR21_Ir3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step11_-2_5", + "tm_react__MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_O0_rev_step18_1_6", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CCCPCCCCCC3_step6_0_1", + "tm_react__MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_step18_2_3", + "tm_react__MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_SCN0_rev_step15_0_1", + "tm_react__MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCc1ccccCCCc1O12_step36_2_5", + "tm_react__MOBH30_Re4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step24_2_4", + "tm_react__ROST22_Pd4_Charge1_UHF4_swaplig_0_newlig_Cc1ccncc14_step1_1_5", + "tm_react__ROST14_Bi3_Charge0_UHF0_swaplig_2_newlig_CC1CCNN1C4_rev_step10_0_1", + "tm_react__ROST33_Al3_Charge2_UHF0_swaplig_0_newlig_BH3CN2_step3_-2_1", + "tm_react__MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step39_0_3", + "tm_react__MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_OCOc1ccccc1NOO2_step3_0_8", + "tm_react__MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_SC1NCCCN10_step27_0_1", + "tm_react__MOBH9_Al3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step8_-1_1", + "tm_react__MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CNCNO4_rev_step8_0_6", + "tm_react__MOR5_Ti4_Charge3_UHF0_swaplig_2_newlig_C1CCOC13_rev_step14_3_1", + "tm_react__ROST59_Pd4_Charge0_UHF4_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step10_0_5", + "tm_react__MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step23_0_1", + "tm_react__MOR9_Sc3_Charge2_UHF0_swaplig_1_newlig_CSiCCCH24_step10_2_1", + "tm_react__MOR33_Cr3_Charge3_UHF3_swaplig_1_newlig_CNHCCc1ccccc19_step13_3_4", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_step11_2_5", + "tm_react__MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step65_2_1", + "tm_react__ROST41_Al3_Charge1_UHF0_swaplig_0_newlig_NCCN03_rev_step21_1_1", + "tm_react__ROST40_Tb3_Charge1_UHF6_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step2_1_7", + "tm_react__MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_CNCNO4_rev_step16_-1_4", + "tm_react__MOR14_Mn2_Charge0_UHF5_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step3_0_6", + "tm_react__MOR33_Au3_Charge3_UHF2_swaplig_0_newlig_NCNO3_step9_3_3", + "tm_react__MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CPCCO4_rev_step5_0_6", + "tm_react__ROST26_Sn2_Charge0_UHF0_swaplig_1_newlig_NC1_rev_step15_0_1", + "tm_react__MOBH13_Mn3_Charge1_UHF4_swaplig_1_newlig_Brc1ccccc1COO9_step3_1_5", + "tm_react__MOR41_La3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step15_-1_1", + "tm_react__MOBH30_Re4_Charge2_UHF3_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step13_2_4", + "tm_react__MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step21_2_1", + "tm_react__MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CCOCC2_step11_4_5", + "tm_react__MOBH13_Ti4_Charge2_UHF0_swaplig_1_newlig_SCN0_step1_2_1", + "tm_react__MOR12_Sm3_Charge3_UHF5_swaplig_1_newlig_N1CNc2ccccc122_rev_step15_3_6", + "tm_react__MOBH15_Lu3_Charge0_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step6_0_1", + "tm_react__MOR23a_Ti4_Charge3_UHF0_swaplig_0_newlig_c1ccncc13_step6_3_1", + "tm_react__ROST34_Be2_Charge1_UHF0_swaplig_0_newlig_SCN0_step23_-1_1", + "tm_react__MOR16_Os4_Charge2_UHF4_swaplig_2_newlig_SCN2_rev_step1_-2_5", + "tm_react__ROST14_Ho3_Charge0_UHF4_swaplig_2_newlig_CPc1ccccc1c1ccccc11_step10_0_5", + "tm_react__MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step2_-1_1", + "tm_react__MOR7_Re4_Charge4_UHF3_swaplig_0_newlig_CPCCO4_rev_step9_4_4", + "tm_react__MOR14_Ca2_Charge0_UHF0_swaplig_0_newlig_NCCOO04_rev_step38_0_1", + "tm_react__ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_Nc1ccncc14_step8_1_5", + "tm_react__MOR24_Sn4_Charge0_UHF0_swaplig_1_newlig_Cc1ccncc14_step4_0_1", + "tm_react__ROST34_Ru3_Charge0_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step42_0_6", + "tm_react__MOBH19_W4_Charge4_UHF2_swaplig_0_newlig_COPOCOC2_rev_step16_4_3", + "tm_react__MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_Brc1cccnc15_rev_step31_-1_5", + "tm_react__ROST52_Gd3_Charge1_UHF7_swaplig_0_newlig_NC1_step3_-1_8", + "tm_react__MOR39_Pm3Ir3_Charge4_UHF8_swaplig_0_newlig_CCOPOCCOCC3_step12_4_9", + "tm_react__ROST22_Ru4_Charge1_UHF4_swaplig_0_newlig_CCCO3_rev_step5_1_5", + "tm_react__MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_step7_2_3", + "tm_react__MOBH32_Pb2_Charge1_UHF0_swaplig_0_newlig_CCN2_step11_-1_1", + "tm_react__ROST59_V4_Charge0_UHF1_swaplig_1_newlig_CCNO3_step12_0_2", + "tm_react__MOR29_Sn4_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step20_2_1", + "tm_react__ROST16_Rh3_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_step16_-1_5", + "tm_react__MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_FBFFF0_rev_step15_2_5", + "tm_react__MOBH32_Zn2_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_step2_-1_1", + "tm_react__MOR28_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_step41_2_4", + "tm_react__MOR20_Tb3_Charge2_UHF6_swaplig_1_newlig_C1CCOC13_rev_step11_2_7", + "tm_react__MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCC1_rev_step41_1_5", + "tm_react__ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step34_-1_5", + "tm_react__MOR20_Tl3_Charge2_UHF0_swaplig_0_newlig_CPCCO4_step10_2_1", + "tm_react__MOR35_Y3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step4_3_1", + "tm_react__MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_CPCCO4_rev_step15_-1_5", + "tm_react__MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_Br0_step29_2_1", + "tm_react__MOR26_Co3_Charge1_UHF4_swaplig_0_newlig_NCNCN0_rev_step6_1_5", + "tm_react__MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step26_2_3", + "tm_react__ROST35_Yb3_Charge2_UHF1_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step14_-2_2", + "tm_react__ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_CSCO3_step28_0_1", + "tm_react__MOBH25_Ni2_Charge1_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step3_1_3", + "tm_react__ROST52_Bi3_Charge1_UHF0_swaplig_1_newlig_Clc1ccccc1COO9_step2_-1_1", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_ClCH21_rev_step29_2_5", + "tm_react__MOR19_Ti3_Charge2_UHF1_swaplig_1_newlig_CNCNO4_rev_step32_2_2", + "tm_react__MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step22_0_1", + "tm_react__MOR10_Y3_Charge2_UHF0_swaplig_0_newlig_CNCCSNCC4_rev_step10_2_1", + "tm_react__MOBH3_Mg2_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_step3_-2_1", + "tm_react__MOR30_V4_Charge2_UHF1_swaplig_0_newlig_ONOO3_rev_step26_2_2", + "tm_react__ROST14_Ru3_Charge0_UHF5_swaplig_1_newlig_S1CCNC13_step16_0_6", + "tm_react__MOBH32_Sn2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step13_-1_1", + "tm_react__MOR23_Pm3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step3_2_5", + "tm_react__MOBH24_Pt2_Charge1_UHF2_swaplig_1_newlig_NCc1ccncc15_step10_1_3", + "tm_react__MOR26_Re4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step18_2_4", + "tm_react__MOBH4_Y3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step29_-1_1", + "tm_react__MOBH31_Pt2_Charge0_UHF2_swaplig_0_newlig_CC1COBOC1CC4_rev_step9_0_3", + "tm_react__ROST16_Ir3_Charge1_UHF4_swaplig_0_newlig_COCO2_rev_step20_-1_5", + "tm_react__ROST32_V4_Charge2_UHF1_swaplig_1_newlig_CC1COBOC1CC4_step11_-2_2", + "tm_react__ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_FCFF1_step8_-1_6", + "tm_react__MOBH9_Ca2_Charge2_UHF0_swaplig_0_newlig_S1CCNC13_step10_-2_1", + "tm_react__MOR18_Tc4_Charge3_UHF3_swaplig_2_newlig_O1BOc2ccccc121_rev_step22_3_4", + "tm_react__ROST34_Er3_Charge0_UHF3_swaplig_0_newlig_CSiCCO4_rev_step21_0_4", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_O1BOc2ccccc121_rev_step13_2_5", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_1_newlig_NCNS3_rev_step20_1_1", + "tm_react__ROST52_Cr3_Charge1_UHF3_swaplig_1_newlig_SCN0_rev_step15_-1_4", + "tm_react__MOR12_Zn2_Charge2_UHF0_swaplig_1_newlig_N1CCNC13_rev_step4_2_1", + "tm_react__MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step1_2_3", + "tm_react__ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CNCCSNCC4_step1_1_5", + "tm_react__MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step2_2_1", + "tm_react__MOBH24_Pt4_Charge3_UHF4_swaplig_0_newlig_NCc1ccncc15_rev_step10_3_5", + "tm_react__MOBH28_Tc4_Charge3_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_step8_3_4", + "tm_react__ROST24_V2_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step5_2_4", + "tm_react__MOR9_Pm3_Charge2_UHF4_swaplig_0_newlig_O0_step13_2_5", + "tm_react__MOR1_Gd3_Charge3_UHF7_swaplig_1_newlig_CNCCONCC4_step10_3_8", + "tm_react__ROST59_Gd3_Charge1_UHF7_swaplig_4_newlig_CH30_step7_-1_8", + "tm_react__MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_Cl0_rev_step24_1_4", + "tm_react__MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_CCN2_step31_2_5", + "tm_react__MOR8_Sn4_Charge3_UHF0_swaplig_2_newlig_NCNS3_step6_3_1", + "tm_react__MOR35_Dy3_Charge3_UHF5_swaplig_1_newlig_CCNCSNCC4_step12_3_6", + "tm_react__MOBH13_Gd3_Charge1_UHF7_swaplig_1_newlig_Br0_step3_1_8", + "tm_react__MOR5_Fe3_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step0_2_6", + "tm_react__MOR11_Ba2_Charge0_UHF0_swaplig_2_newlig_CCOO3_rev_step15_0_1", + "tm_react__MOR41_Y3_Charge1_UHF0_swaplig_2_newlig_Cl0_step9_-1_1", + "tm_react__MOBH28_Ir3_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step9_2_5", + "tm_react__MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_CH30_rev_step11_1_1", + "tm_react__ROST15_Ni2_Charge1_UHF2_swaplig_1_newlig_NSc1ccccc1c1ccccc10_step33_-1_3", + "tm_react__MOR41_Sc3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step29_-1_1", + "tm_react__MOR31_Co2_Charge0_UHF3_swaplig_0_newlig_CCCCH23_step27_0_4", + "tm_react__MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step27_2_1", + "tm_react__MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_step11_1_6", + "tm_react__MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_CN1CCNC1S6_rev_step40_4_5", + "tm_react__ROST45_V4_Charge2_UHF1_swaplig_0_newlig_OClOOO4_rev_step7_2_2", + "tm_react__MOBH23_Zr4_Charge1_UHF0_swaplig_0_newlig_S1CCNC13_rev_step6_1_1", + "tm_react__MOBH25_W4_Charge3_UHF2_swaplig_1_newlig_S1CCNC13_step9_3_3", + "tm_react__ROST15_In3_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step5_0_1", + "tm_react__MOBH33_Ca2_Charge1_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_-1_1", + "tm_react__MOR27_Ti3_Charge1_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_step8_1_2", + "tm_react__ROST37_Ir3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step6_0_5", + "tm_react__MOR20_Al3_Charge2_UHF0_swaplig_2_newlig_CCCCO4_rev_step1_2_1", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_OCOc1ccccc1NOO2_step57_2_5", + "tm_react__MOBH3_Gd3_Charge1_UHF7_swaplig_0_newlig_Oc1ccccc1COO9_step11_-1_8", + "tm_react__MOBH8_Fe2_Charge2_UHF4_swaplig_0_newlig_OC1_rev_step6_-2_5", + "tm_react__MOR18_Sm3_Charge2_UHF5_swaplig_0_newlig_Nc1ccncc14_step4_2_6", + "tm_react__MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_OC1CCCON16_rev_step21_1_1", + "tm_react__MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_CN1CCCNCC1O8_rev_step34_2_3", + "tm_react__MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_FCFF1_step6_2_5", + "tm_react__MOBH25_W4_Charge3_UHF2_swaplig_1_newlig_Cc1ccncc14_step11_3_3", + "tm_react__MOR39_Rh3Sc3_Charge4_UHF4_swaplig_0_newlig_CPCCO4_step19_4_5", + "tm_react__MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CCOO3_step46_0_1", + "tm_react__ROST15_Tb3_Charge0_UHF6_swaplig_2_newlig_CSC1_step24_0_7", + "tm_react__MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step35_0_1", + "tm_react__MOBH3_Mn3_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_-1_5", + "tm_react__ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_F0_rev_step7_-1_2", + "tm_react__MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_OCN2_step40_0_1", + "tm_react__ROST21_Pd4_Charge2_UHF4_swaplig_0_newlig_NCc1ccccc10_step4_2_5", + "tm_react__MOR27_Fe3_Charge1_UHF5_swaplig_0_newlig_FCFCFFF1_step15_1_6", + "tm_react__ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step5_-2_1", + "tm_react__MOBH32_Ce4_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn16_step1_1_1", + "tm_react__MOR12_Fe2_Charge2_UHF4_swaplig_1_newlig_NCNO3_rev_step10_2_5", + "tm_react__ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step10_2_1", + "tm_react__MOBH24_Cu2_Charge1_UHF1_swaplig_1_newlig_S1CCNC13_rev_step2_1_2", + "tm_react__MOR34_Hf4_Charge4_UHF0_swaplig_1_newlig_CSCO1_step15_4_1", + "tm_react__MOR35_Cr3_Charge3_UHF3_swaplig_0_newlig_CNCCNNCC4_rev_step13_3_4", + "tm_react__MOBH12_Pb4_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step26_0_1", + "tm_react__ROST14_Pd2_Charge1_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_rev_step13_-1_3", + "tm_react__ROST41_W4_Charge2_UHF2_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step16_2_3", + "tm_react__MOBH33_Pd4_Charge1_UHF4_swaplig_1_newlig_Nc1ccccc10_step13_1_5", + "tm_react__ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step14_0_1", + "tm_react__MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_NC1_step28_0_1", + "tm_react__ROST15_Mn2_Charge1_UHF5_swaplig_0_newlig_ONOO3_rev_step15_-1_6", + "tm_react__MOR26_Cr3_Charge1_UHF3_swaplig_0_newlig_BH3CN2_rev_step3_1_4", + "tm_react__MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_OCO2_step41_1_1", + "tm_react__MOBH29_Ti3_Charge0_UHF1_swaplig_1_newlig_FCFFSOOO7_rev_step12_0_2", + "tm_react__MOR11_Re4_Charge2_UHF3_swaplig_2_newlig_On1ccccc10_step25_2_5", + "tm_react__MOR12_Rh3_Charge3_UHF4_swaplig_1_newlig_NCOc1cccnc17_rev_step5_3_5", + "tm_react__MOR5_Nd3_Charge2_UHF3_swaplig_0_newlig_CCOCC2_step2_2_4", + "tm_react__MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step19_2_5", + "tm_react__MOR5_Mg2_Charge1_UHF0_swaplig_1_newlig_O0_step13_1_1", + "tm_react__MOR3_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step3_2_1", + "tm_react__ROST32_Tc4_Charge2_UHF3_swaplig_1_newlig_Fc1ccFcFcFc1F2_step0_-2_4", + "tm_react__ROST13_Tl3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step7_1_1", + "tm_react__MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step5_0_1", + "tm_react__MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step14_2_4", + "tm_react__ROST34_Sc3_Charge0_UHF0_swaplig_0_newlig_CC1CCCCN16_step16_0_1", + "tm_react__MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step13_-1_4", + "tm_react__MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step32_1_2", + "tm_react__MOR41_Er3_Charge1_UHF3_swaplig_1_newlig_C1CCOC13_rev_step27_-1_4", + "tm_react__MOBH9_Eu2_Charge2_UHF7_swaplig_0_newlig_CC1NCCN12_step5_-2_8", + "tm_react__MOBH3_Pb2_Charge2_UHF0_swaplig_0_newlig_BH3CN2_step2_-2_1", + "tm_react__MOBH4_Lu3_Charge1_UHF0_swaplig_0_newlig_OClOOO4_step15_-1_1", + "tm_react__MOR28_V3_Charge1_UHF2_swaplig_0_newlig_CSiCCCH24_rev_step11_1_3", + "tm_react__MOR18_Dy3_Charge2_UHF5_swaplig_1_newlig_CCPCCCC2_step5_2_6", + "tm_react__MOR5_V2_Charge1_UHF3_swaplig_2_newlig_NH3CCOO4_rev_step10_1_4", + "tm_react__ROST14_Mn3_Charge0_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step2_0_5", + "tm_react__MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_CCO2_rev_step20_2_2", + "tm_react__ROST15_Pb2_Charge1_UHF0_swaplig_2_newlig_CC1NCCN12_step5_-1_1", + "tm_react__ROST45_Sn4_Charge2_UHF0_swaplig_1_newlig_NCc1ccncc15_rev_step12_2_1", + "tm_react__ROST13_Ti2_Charge0_UHF2_swaplig_1_newlig_CNCCN4_step11_0_3", + "tm_react__MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step2_0_1", + "tm_react__MOR12_Al3_Charge3_UHF0_swaplig_0_newlig_OC1_step3_3_1", + "tm_react__MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_On1ccccc10_step9_0_6", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step20_2_3", + "tm_react__MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_Cl0_rev_step42_2_4", + "tm_react__MOBH13_Tl3_Charge1_UHF0_swaplig_0_newlig_CNCCN4_step12_1_1", + "tm_react__ROST41_Pd2_Charge0_UHF2_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step35_0_3", + "tm_react__MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step22_0_1", + "tm_react__MOR20_W4_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_step9_3_3", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCO3_step48_2_5", + "tm_react__MOR41_Tl3_Charge1_UHF0_swaplig_1_newlig_C1CCOC13_rev_step10_-1_1", + "tm_react__MOBH9_Ga3_Charge1_UHF0_swaplig_0_newlig_O0_rev_step3_-1_1", + "tm_react__MOR23_Eu3_Charge2_UHF6_swaplig_2_newlig_FCFFCOCFFFCFFF5_step14_2_7", + "tm_react__MOR27_Ho3_Charge1_UHF4_swaplig_0_newlig_Cl0_step20_1_5", + "tm_react__ROST29_Ce4_Charge1_UHF0_swaplig_0_newlig_I0_rev_step12_1_1", + "tm_react__MOR20_W4_Charge3_UHF2_swaplig_1_newlig_Clc1cccnc15_step22_3_3", + "tm_react__MOBH35_Pb2_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_step5_2_1", + "tm_react__MOBH12_W6_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step5_2_1", + "tm_react__ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CSC1_step16_1_5", + "tm_react__ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_rev_step9_1_1", + "tm_react__ROST1_Er3_Charge0_UHF3_swaplig_0_newlig_OCO2_step10_0_4", + "tm_react__MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_NCc1cccnc16_rev_step37_4_6", + "tm_react__MOR37_Hf4_Charge4_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_rev_step6_4_1", + "tm_react__MOR41_W4_Charge0_UHF2_swaplig_0_newlig_F0_rev_step1_0_3", + "tm_react__MOR18_Pt4_Charge3_UHF4_swaplig_2_newlig_FTeFFFFO6_rev_step24_3_5", + "tm_react__MOBH25_Co2_Charge1_UHF3_swaplig_1_newlig_Clc1cccnc15_step12_1_4", + "tm_react__MOBH24_Re4_Charge3_UHF3_swaplig_0_newlig_CNCCO4_rev_step6_3_4", + "tm_react__MOR35_Cr3_Charge3_UHF3_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step11_3_4", + "tm_react__MOBH13_Lu3_Charge1_UHF0_swaplig_1_newlig_CSiCCCHSiCCC4_step13_1_1", + "tm_react__ROST40_Ba2_Charge0_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step14_0_1", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_CO1_rev_step22_4_5", + "tm_react__MOBH33_Cd2_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step19_-1_1", + "tm_react__MOBH33_Sn4_Charge1_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_rev_step6_1_1", + "tm_react__ROST24_K1_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step13_1_1", + "tm_react__MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step9_1_1", + "tm_react__MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_step39_2_5", + "tm_react__MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step15_1_5", + "tm_react__MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_Nc1ccccn16_rev_step20_0_5", + "tm_react__MOR3_Cd2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step3_2_1", + "tm_react__ROST20_Pb4_Charge2_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step13_2_1", + "tm_react__ROST20_Ce4_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step8_2_1", + "tm_react__ROST59_Mn3_Charge1_UHF4_swaplig_1_newlig_CO1_step5_-1_5", + "tm_react__MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_CC1CCCCN16_step0_2_4", + "tm_react__MOBH12_Pt4_Charge0_UHF4_swaplig_1_newlig_CCPCCCC2_rev_step0_0_5", + "tm_react__ROST34_Tm3_Charge0_UHF2_swaplig_0_newlig_CCOCFFFCFFF2_rev_step3_0_3", + "tm_react__MOBH17_Zn2_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step17_2_1", + "tm_react__MOR1_La3_Charge3_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step3_3_1", + "tm_react__MOR5_Re4_Charge3_UHF3_swaplig_0_newlig_CNCNO4_step6_3_4", + "tm_react__MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_Nc1ccccc10_step32_4_5", + "tm_react__MOR39_Bi3Al3_Charge4_UHF0_swaplig_0_newlig_CN1CCNC14_step37_4_1", + "tm_react__MOR8_Nd3_Charge2_UHF3_swaplig_1_newlig_COPOCOC2_step9_2_4", + "tm_react__MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_NC1_step9_0_2", + "tm_react__MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step0_1_5", + "tm_react__MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CSiCCO4_step2_2_6", + "tm_react__MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_COCO2_rev_step15_1_7", + "tm_react__MOBH4_Tl3_Charge1_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step8_-1_1", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step13_2_3", + "tm_react__MOBH8_Au3_Charge1_UHF2_swaplig_0_newlig_CCO2_rev_step4_-1_3", + "tm_react__MOR40_Sc3La3_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step11_-1_1", + "tm_react__MOBH10_Cs1Nb5_Charge2_UHF0_swaplig_0_newlig_SCN0_step3_2_1", + "tm_react__MOR39_Sm3V3_Charge4_UHF7_swaplig_0_newlig_CPCC1_rev_step6_4_8", + "tm_react__MOR11_Pb4_Charge2_UHF0_swaplig_1_newlig_CCCCH23_step3_2_1", + "tm_react__ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step7_-2_6", + "tm_react__MOR35_Pd4_Charge4_UHF4_swaplig_0_newlig_CPCc1ccccc11_rev_step7_4_5", + "tm_react__ROST16_Sc3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step12_-1_1", + "tm_react__MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_CSiCC1_rev_step23_2_6", + "tm_react__MOR33_Ti4_Charge4_UHF0_swaplig_0_newlig_CC1NCCN12_rev_step9_4_1", + "tm_react__ROST52_Tm3_Charge1_UHF2_swaplig_1_newlig_I0_step5_-1_3", + "tm_react__ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step20_-2_5", + "tm_react__MOBH24_Hg2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step16_1_1", + "tm_react__MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_OC1CCCCCN10_step6_0_5", + "tm_react__MOR2_Pm3_Charge3_UHF4_swaplig_0_newlig_CNCCONCC4_rev_step12_3_5", + "tm_react__MOR33_Ti3_Charge3_UHF1_swaplig_0_newlig_NCc1ccccc10_step25_3_2", + "tm_react__MOR35_Re4_Charge4_UHF3_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step6_4_4", + "tm_react__MOR22_Ru3Bi3_Charge4_UHF5_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step8_4_6", + "tm_react__MOBH29_Ti3_Charge0_UHF1_swaplig_1_newlig_CCCCO4_rev_step12_0_2", + "tm_react__MOBH19_Ca2_Charge2_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step25_2_1", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step20_0_1", + "tm_react__MOR33_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step23_3_6", + "tm_react__MOR34_Pb4_Charge4_UHF0_swaplig_0_newlig_CPCC1_step15_4_1", + "tm_react__ROST34_Ce3_Charge0_UHF1_swaplig_0_newlig_Sec1ccccc10_step3_0_2", + "tm_react__ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step17_0_5", + "tm_react__MOR19_Bi3_Charge2_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step11_2_1", + "tm_react__MOBH32_Cd2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_rev_step0_-1_1", + "tm_react__MOR41_Sn4_Charge0_UHF0_swaplig_0_newlig_Br0_step12_0_1", + "tm_react__MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step34_2_5", + "tm_react__MOR31_Mg2_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step28_0_1", + "tm_react__ROST35_Lu3_Charge2_UHF0_swaplig_0_newlig_OCO2_step3_-2_1", + "tm_react__MOR40_Rh3Hf4_Charge0_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step27_0_5", + "tm_react__MOBH14_Co3_Charge2_UHF4_swaplig_1_newlig_FTeFFFFO6_step18_2_6", + "tm_react__MOBH13_V4_Charge2_UHF1_swaplig_0_newlig_CNCCNNCC4_step2_2_2", + "tm_react__ROST32_Tc4_Charge2_UHF3_swaplig_1_newlig_OClOOO4_rev_step22_-2_4", + "tm_react__MOR29_W4_Charge2_UHF2_swaplig_0_newlig_O1BOc2ccccc121_step52_2_3", + "tm_react__ROST45_Pd4_Charge2_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_rev_step3_2_5", + "tm_react__MOBH24_W4_Charge3_UHF2_swaplig_1_newlig_CCO2_rev_step11_3_3", + "tm_react__MOBH33_Eu2_Charge1_UHF7_swaplig_0_newlig_CCO2_rev_step22_-1_8", + "tm_react__MOR31_Pd2_Charge0_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_rev_step19_0_3", + "tm_react__MOR33_Fe3_Charge3_UHF5_swaplig_0_newlig_Nc1ccccc10_rev_step5_3_6", + "tm_react__ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step1_-1_5", + "tm_react__MOR21_Fe3_Charge2_UHF5_swaplig_1_newlig_CSiCCO4_step8_-2_6", + "tm_react__MOR2_Al3_Charge3_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step5_3_1", + "tm_react__MOBH33_Mo4_Charge1_UHF2_swaplig_2_newlig_SCN2_rev_step22_1_3", + "tm_react__MOR33_Lu3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step21_3_1", + "tm_react__MOR31_Hf4_Charge2_UHF0_swaplig_0_newlig_CCOO3_rev_step12_2_1", + "tm_react__MOR5_Pr3_Charge2_UHF2_swaplig_1_newlig_CSCO3_rev_step16_2_3", + "tm_react__ROST41_Yb3_Charge1_UHF1_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step30_1_2", + "tm_react__MOR30_Ca2_Charge0_UHF0_swaplig_0_newlig_I0_step11_0_1", + "tm_react__MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step8_2_5", + "tm_react__MOBH24_Pb4_Charge3_UHF0_swaplig_0_newlig_CCO2_rev_step15_3_1", + "tm_react__MOBH19_Co2_Charge2_UHF3_swaplig_0_newlig_NN1NCNN14_rev_step38_2_4", + "tm_react__MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_FTeFFFFO6_step26_1_5", + "tm_react__ROST29_Ir4_Charge1_UHF5_swaplig_0_newlig_CSiCCCHSiCCC4_step9_1_6", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_On1ccccc10_step23_2_5", + "tm_react__MOBH28_Sn2_Charge1_UHF0_swaplig_0_newlig_CH30_step16_1_1", + "tm_react__MOR27_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step43_2_1", + "tm_react__MOBH25_Zn2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC1S6_step13_1_1", + "tm_react__MOR33_Tl3_Charge3_UHF0_swaplig_0_newlig_NCOc1cccnc17_rev_step44_3_1", + "tm_react__MOBH28_Nd3_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step34_2_4", + "tm_react__MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_2_5", + "tm_react__ROST29_Sn4_Charge1_UHF0_swaplig_0_newlig_CSOOO4_step8_1_1", + "tm_react__ROST26_Fe2_Charge0_UHF4_swaplig_0_newlig_CNCCc1ccccc119_rev_step9_0_5", + "tm_react__MOBH12_Mn4_Charge0_UHF3_swaplig_0_newlig_CCCCCC5_rev_step8_0_4", + "tm_react__MOBH34_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_rev_step11_2_3", + "tm_react__ROST15_Ru3_Charge0_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step26_0_6", + "tm_react__MOBH17_Os4_Charge4_UHF4_swaplig_0_newlig_N0_step12_4_5", + "tm_react__MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_CO1_rev_step1_0_3", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step26_4_1", + "tm_react__ROST34_Pb2_Charge1_UHF0_swaplig_0_newlig_FCFFCOO6_step15_-1_1", + "tm_react__ROST15_La3_Charge0_UHF0_swaplig_2_newlig_CNCCSNCC4_step13_0_1", + "tm_react__MOR26_Y3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step9_1_1", + "tm_react__ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_ONO2_step2_0_1", + "tm_react__ROST34_Pb4_Charge1_UHF0_swaplig_0_newlig_SCN0_step5_1_1", + "tm_react__MOR20_Lu3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_step5_2_1", + "tm_react__MOR5_Pd2_Charge1_UHF2_swaplig_2_newlig_CN1CSeNc2ccccc123_step5_1_3", + "tm_react__ROST41_Cu2_Charge0_UHF1_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step21_0_2", + "tm_react__ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_SeCN2_rev_step29_-1_1", + "tm_react__MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccccc12_step15_2_4", + "tm_react__MOR7_W4_Charge4_UHF2_swaplig_1_newlig_CNCCONCC4_rev_step10_4_3", + "tm_react__MOR3_Ti2_Charge2_UHF2_swaplig_0_newlig_NCOc1cccnc17_rev_step1_2_3", + "tm_react__MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step2_0_1", + "tm_react__ROST45_Os4_Charge2_UHF4_swaplig_1_newlig_CN1CCCNCC1O8_rev_step0_2_5", + "tm_react__MOR1_Sm3_Charge3_UHF5_swaplig_1_newlig_COPOCOC2_rev_step8_3_6", + "tm_react__MOR33_Sn4_Charge4_UHF0_swaplig_0_newlig_N0_rev_step29_4_1", + "tm_react__ROST34_Re4_Charge1_UHF3_swaplig_0_newlig_CSiCCNc1ccccc14_step14_1_4", + "tm_react__ROST41_Pd4_Charge2_UHF4_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step20_2_5", + "tm_react__MOBH10_Au1Ta5_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step12_2_1", + "tm_react__ROST16_Gd3_Charge1_UHF7_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_step4_-1_8", + "tm_react__MOR12_V3_Charge3_UHF2_swaplig_1_newlig_NCc1cccnc16_step8_3_3", + "tm_react__ROST26_Fe2_Charge0_UHF4_swaplig_0_newlig_BH2n1cccn1n1cccn1510_rev_step20_0_5", + "tm_react__ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step8_0_1", + "tm_react__ROST15_Eu3_Charge0_UHF6_swaplig_0_newlig_ClCClClCOO6_step19_0_7", + "tm_react__MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_Cc1ccncc14_step3_-1_1", + "tm_react__MOBH25_Pt2_Charge1_UHF2_swaplig_1_newlig_C1CCOC13_step12_1_3", + "tm_react__MOBH33_Pb2_Charge1_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step29_-1_1", + "tm_react__ROST40_Os4_Charge2_UHF4_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step43_2_5", + "tm_react__ROST41_In3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step12_1_1", + "tm_react__ROST59_La3_Charge1_UHF0_swaplig_2_newlig_CH30_rev_step3_-1_1", + "tm_react__MOR11_Os4_Charge2_UHF4_swaplig_2_newlig_CCCCPNCCCCCCCC5_step13_2_5", + "tm_react__MOR5_Pd4_Charge3_UHF4_swaplig_0_newlig_CNCCSNCC4_step55_3_5", + "tm_react__MOBH31_Mn2_Charge0_UHF5_swaplig_0_newlig_CCC1CCCONCONC1O10_step18_0_6", + "tm_react__ROST26_Cu2_Charge0_UHF1_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step0_0_2", + "tm_react__MOR24_Ru4_Charge0_UHF4_swaplig_1_newlig_Nc1ccccc10_rev_step6_0_5", + "tm_react__ROST31_Sn4_Charge0_UHF0_swaplig_0_newlig_BH3CN2_step1_0_1", + "tm_react__MOR41_Al3_Charge1_UHF0_swaplig_2_newlig_OCOc1ccccc1NOONOO2_step10_-1_1", + "tm_react__MOR35_Mo4_Charge4_UHF2_swaplig_0_newlig_N1CCCN14_rev_step25_4_3", + "tm_react__MOR34_La3_Charge3_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step10_3_1", + "tm_react__ROST45_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step6_2_1", + "tm_react__ROST40_Ru3_Charge1_UHF5_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step7_1_6", + "tm_react__MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_N1CCCN14_rev_step18_0_1", + "tm_react__ROST31_Mn2_Charge2_UHF5_swaplig_0_newlig_CCOCFFFCFFF2_step18_-2_6", + "tm_react__ROST26_Tb3_Charge1_UHF6_swaplig_1_newlig_Br0_rev_step4_1_7", + "tm_react__MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_step8_-1_1", + "tm_react__ROST26_Ca2_Charge0_UHF0_swaplig_1_newlig_F0_step3_0_1", + "tm_react__MOR35_Tc4_Charge4_UHF3_swaplig_1_newlig_O0_step16_4_4", + "tm_react__MOR11_Sn2_Charge0_UHF0_swaplig_2_newlig_F0_rev_step11_0_1", + "tm_react__MOR18_Lu3_Charge2_UHF0_swaplig_0_newlig_Clc1cccnc15_rev_step12_2_1", + "tm_react__ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_ONOO3_step6_-2_5", + "tm_react__MOR12_Ru3_Charge3_UHF5_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step22_3_6", + "tm_react__MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_CC1COBOC1CC4_rev_step22_1_2", + "tm_react__MOR25_W4_Charge2_UHF2_swaplig_2_newlig_Se20_rev_step2_-2_3", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccncc14_rev_step7_2_1", + "tm_react__ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_c1ccccc13_rev_step16_-2_5", + "tm_react__MOR11_V2_Charge0_UHF3_swaplig_1_newlig_Fc1ccFcFcFc1F2_rev_step3_0_4", + "tm_react__MOR20_Ir4_Charge3_UHF5_swaplig_1_newlig_CN1CCNC1S6_rev_step2_3_6", + "tm_react__ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_FCFCFFF1_step4_0_1", + "tm_react__MOR22_Rh3V3_Charge4_UHF6_swaplig_0_newlig_CH2c1ccccc10_rev_step12_4_7", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step4_0_3", + "tm_react__MOR38_Ir4_Charge4_UHF5_swaplig_0_newlig_CCCPCCCCCC3_rev_step26_4_6", + "tm_react__MOR33_Ce3_Charge3_UHF1_swaplig_1_newlig_NCOc1cccnc17_step1_3_2", + "tm_react__MOR11_Pb4_Charge2_UHF0_swaplig_2_newlig_OCN2_rev_step25_2_1", + "tm_react__MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_N1CCCN14_step2_0_1", + "tm_react__ROST52_Mn3_Charge1_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step0_-1_5", + "tm_react__MOR30_Cu2_Charge0_UHF1_swaplig_0_newlig_ClCH21_rev_step8_0_2", + "tm_react__ROST16_Be2_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_step19_-2_1", + "tm_react__ROST59_In3_Charge1_UHF0_swaplig_4_newlig_OCOc1ccccc1NOONOO2_rev_step8_-1_1", + "tm_react__ROST14_Sr2_Charge1_UHF0_swaplig_2_newlig_CN1CCCNCC1O8_step8_-1_1", + "tm_react__ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_Fc1ccccFc1c1ccccn1313_rev_step8_0_1", + "tm_react__MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CNCPONCCNCC4_step6_0_6", + "tm_react__MOBH15_Sc3_Charge0_UHF0_swaplig_0_newlig_COPOCOC2_rev_step23_0_1", + "tm_react__ROST20_V4_Charge2_UHF1_swaplig_1_newlig_Cc1ccncc14_step3_2_2", + "tm_react__MOR18_Co3_Charge2_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step18_2_5", + "tm_react__ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_NH3CCOO4_rev_step0_2_5", + "tm_react__ROST15_Dy3_Charge0_UHF5_swaplig_0_newlig_CCOO3_rev_step11_0_6", + "tm_react__MOBH24_Pd4_Charge3_UHF4_swaplig_0_newlig_C1CCOC13_rev_step6_3_5", + "tm_react__ROST31_Y3_Charge1_UHF0_swaplig_0_newlig_CCO1_rev_step14_-1_1", + "tm_react__MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_SeCN2_step6_3_1", + "tm_react__MOBH35_Re4_Charge4_UHF3_swaplig_0_newlig_CCCO3_rev_step25_4_4", + "tm_react__MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step48_0_3", + "tm_react__ROST21_Pd4_Charge2_UHF4_swaplig_0_newlig_CNCCONCC4_step1_2_5", + "tm_react__MOBH34_Tc4_Charge2_UHF3_swaplig_0_newlig_CCOO3_rev_step1_2_4", + "tm_react__MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_CCCPCCCCCC3_step0_2_8", + "tm_react__MOR20_V3_Charge2_UHF2_swaplig_2_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step4_2_3", + "tm_react__MOBH13_Sc3_Charge1_UHF0_swaplig_0_newlig_CCOCC2_rev_step2_1_1", + "tm_react__ROST41_In3_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_step31_1_1", + "tm_react__MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step24_0_1", + "tm_react__MOR33_Tc4_Charge4_UHF3_swaplig_0_newlig_CPCCO4_step37_4_4", + "tm_react__MOR41_Al3_Charge1_UHF0_swaplig_2_newlig_Fc1cFcFcScFc1F7_rev_step13_-1_1", + "tm_react__MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_CSCO1_rev_step3_1_3", + "tm_react__ROST41_Mn2_Charge0_UHF5_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step13_0_6", + "tm_react__MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_Fc1cFcFcScFc1F7_step30_1_8", + "tm_react__MOR28_Tl3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step3_1_1", + "tm_react__MOBH25_V4_Charge3_UHF1_swaplig_0_newlig_c1ccncc13_step12_3_2", + "tm_react__MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_CCN2_rev_step2_2_5", + "tm_react__ROST26_Eu2_Charge0_UHF7_swaplig_1_newlig_OCO2_step14_0_8", + "tm_react__MOR2_Mn3_Charge3_UHF4_swaplig_1_newlig_CN1CCNCC1Se7_rev_step11_3_5", + "tm_react__MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_step14_-1_1", + "tm_react__MOR11_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step6_2_5", + "tm_react__MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCO3_rev_step17_-1_1", + "tm_react__MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_NCNCN0_step22_2_1", + "tm_react__MOBH35_Eu2_Charge2_UHF7_swaplig_0_newlig_Br0_rev_step11_2_8", + "tm_react__ROST53_V4_Charge0_UHF1_swaplig_0_newlig_CCCCCC5_rev_step6_0_2", + "tm_react__MOR12_Ca2_Charge2_UHF0_swaplig_1_newlig_CCN2_rev_step1_2_1", + "tm_react__MOR1_In3_Charge3_UHF0_swaplig_1_newlig_CCPCCCC2_step0_3_1", + "tm_react__MOBH35_Cr2_Charge2_UHF4_swaplig_0_newlig_FCFF1_rev_step17_2_5", + "tm_react__ROST21_W4_Charge2_UHF2_swaplig_0_newlig_CCNO3_rev_step15_2_3", + "tm_react__MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step42_1_5", + "tm_react__MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step31_2_1", + "tm_react__MOR13_Tl3_Charge2_UHF0_swaplig_0_newlig_NCCCN04_rev_step4_2_1", + "tm_react__MOBH28_Yb3_Charge2_UHF1_swaplig_0_newlig_NCNCN0_rev_step13_2_2", + "tm_react__MOBH15_In3_Charge0_UHF0_swaplig_0_newlig_CC1CCNN1C4_step0_0_1", + "tm_react__ROST34_Zr4_Charge1_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step2_1_1", + "tm_react__ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_step22_-1_2", + "tm_react__MOBH24_Mg2_Charge1_UHF0_swaplig_1_newlig_COPOCOC2_step1_1_1", + "tm_react__MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_Brc1cccnc15_rev_step27_2_1", + "tm_react__MOR27_Re4_Charge2_UHF3_swaplig_0_newlig_Cl0_rev_step25_2_4", + "tm_react__ROST21_V4_Charge2_UHF1_swaplig_0_newlig_CCPCCCC2_step9_2_2", + "tm_react__MOR26_Ir4_Charge2_UHF5_swaplig_0_newlig_CH2c1ccccc10_rev_step16_2_6", + "tm_react__MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_OC1_step22_4_5", + "tm_react__MOR20_Pt4_Charge3_UHF4_swaplig_1_newlig_O0_rev_step13_3_5", + "tm_react__MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_I0_rev_step1_0_5", + "tm_react__MOBH14_Hf4_Charge3_UHF0_swaplig_1_newlig_Fc1ccccc14_step1_3_2", + "tm_react__MOR5_W4_Charge3_UHF2_swaplig_2_newlig_CN1CCNC1S6_step2_3_3", + "tm_react__MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_FCFFCOO6_step25_0_4", + "tm_react__MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_I0_rev_step42_0_1", + "tm_react__MOR33_Tb3_Charge3_UHF6_swaplig_0_newlig_N0_step10_3_7", + "tm_react__ROST13_Eu2_Charge0_UHF7_swaplig_1_newlig_CSCO1_step20_0_8", + "tm_react__ROST53_Re4_Charge0_UHF3_swaplig_0_newlig_CCCCH23_rev_step7_0_4", + "tm_react__MOBH28_Pt4_Charge3_UHF4_swaplig_0_newlig_COCO2_rev_step16_3_5", + "tm_react__MOR8_Y3_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step9_2_1", + "tm_react__ROST13_Al3_Charge1_UHF0_swaplig_1_newlig_OC1CCCCCN10_step13_1_1", + "tm_react__MOR40_Ir3Ca2_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_rev_step6_-2_5", + "tm_react__ROST13_Co2_Charge0_UHF3_swaplig_1_newlig_CSCO1_step21_0_4", + "tm_react__MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_C1CCOC13_rev_step6_4_5", + "tm_react__MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_Nc1ccncc14_rev_step7_2_1", + "tm_react__MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step6_0_3", + "tm_react__ROST34_Pd2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_step10_-1_3", + "tm_react__MOR12_Sc3_Charge3_UHF0_swaplig_0_newlig_CCOCC2_step1_3_1", + "tm_react__MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step41_0_1", + "tm_react__MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step18_2_1", + "tm_react__MOBH28_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step11_1_2", + "tm_react__ROST21_Ti4_Charge2_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step1_2_1", + "tm_react__MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_NCNO3_rev_step10_2_1", + "tm_react__ROST26_Co3_Charge1_UHF4_swaplig_1_newlig_SCN2_rev_step11_1_5", + "tm_react__ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_FBFFF0_step32_-1_3", + "tm_react__ROST15_Nd3_Charge0_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step6_0_4", + "tm_react__MOBH12_Ti4_Charge0_UHF0_swaplig_2_newlig_C2CCc1ccccc1c1ccccc10_step6_0_1", + "tm_react__MOR37_W4_Charge4_UHF2_swaplig_0_newlig_Brc1cccnc15_rev_step12_4_3", + "tm_react__MOBH34_Zn2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step2_0_1", + "tm_react__MOR27_V3_Charge1_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step10_1_3", + "tm_react__MOBH5_Pd4_Charge3_UHF4_swaplig_1_newlig_NCc1ccccc10_step9_3_5", + "tm_react__ROST34_Yb3_Charge0_UHF1_swaplig_0_newlig_Cl0_step35_0_2", + "tm_react__MOR38_W4_Charge4_UHF2_swaplig_0_newlig_CCCO3_rev_step7_4_3", + "tm_react__MOBH14_In3_Charge2_UHF0_swaplig_0_newlig_NCc1ccncc15_step7_2_2", + "tm_react__MOR26_La3_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step8_1_1", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step18_2_1", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_On1ccccc10_step14_2_2", + "tm_react__ROST15_Rh3_Charge0_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step26_0_5", + "tm_react__ROST34_Sn4_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step34_1_1", + "tm_react__MOBH4_Ti3_Charge1_UHF1_swaplig_0_newlig_OClOOO4_step1_-1_2", + "tm_react__ROST40_Ga3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step36_1_1", + "tm_react__MOBH30_W4_Charge2_UHF2_swaplig_0_newlig_SePSec1ccccc1c1ccccc102_rev_step32_2_3", + "tm_react__MOBH29_Ir3_Charge0_UHF4_swaplig_1_newlig_FCFCFFF1_step12_0_5", + "tm_react__MOR41_Gd3_Charge1_UHF7_swaplig_1_newlig_CN1CCCNCC1O8_rev_step27_-1_8", + "tm_react__MOBH32_Pd2_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step12_-1_3", + "tm_react__MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step15_1_6", + "tm_react__ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step18_-2_5", + "tm_react__MOR11_Zn2_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Nc1ccccc16_step1_0_1", + "tm_react__MOR39_Fe3Nd3_Charge4_UHF8_swaplig_0_newlig_CC1NCCN12_rev_step12_4_9", + "tm_react__MOR21_Fe3_Charge2_UHF5_swaplig_1_newlig_c1ccccc13_step14_-2_6", + "tm_react__ROST16_Fe2_Charge2_UHF4_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step5_-2_5", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_Oc1ccccc1COO9_rev_step10_1_2", + "tm_react__ROST32_W4_Charge2_UHF2_swaplig_1_newlig_CCCc1ccccCCCc1O12_rev_step2_-2_3", + "tm_react__MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step17_1_5", + "tm_react__MOBH12_Mo4_Charge0_UHF2_swaplig_1_newlig_S1CCNC13_step13_0_3", + "tm_react__MOR11_Ni2_Charge0_UHF2_swaplig_2_newlig_COCO2_step0_0_3", + "tm_react__ROST13_Eu3_Charge1_UHF6_swaplig_1_newlig_CN1CCNCC1Se7_step3_1_7", + "tm_react__MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step32_2_1", + "tm_react__MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step25_2_6", + "tm_react__MOR33_Ho3_Charge3_UHF4_swaplig_1_newlig_CPCc1ccccc11_step10_3_5", + "tm_react__ROST13_Eu2_Charge0_UHF7_swaplig_1_newlig_CNCCSNCC4_rev_step14_0_8", + "tm_react__ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step8_-1_6", + "tm_react__MOR11_Be2_Charge0_UHF0_swaplig_2_newlig_OCOc1ccccc12_rev_step13_0_1", + "tm_react__MOR29_V4_Charge2_UHF1_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step56_2_2", + "tm_react__ROST37_Mn4_Charge1_UHF3_swaplig_0_newlig_Sec1ccccc10_step6_1_4", + "tm_react__ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_SeCN2_rev_step24_-1_1", + "tm_react__MOR30_Pb4_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step19_2_1", + "tm_react__MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step26_0_1", + "tm_react__MOR33_Tl3_Charge3_UHF0_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step6_3_1", + "tm_react__MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step1_0_1", + "tm_react__MOBH34_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step10_2_1", + "tm_react__ROST37_Ti3_Charge0_UHF1_swaplig_0_newlig_Br0_rev_step6_0_2", + "tm_react__MOR27_La3_Charge1_UHF0_swaplig_0_newlig_NC1_rev_step43_1_1", + "tm_react__MOR33_Ti4_Charge4_UHF0_swaplig_0_newlig_OC1_step15_4_1", + "tm_react__MOBH19_Ir4_Charge4_UHF5_swaplig_0_newlig_NCOc1ccncc16_step4_4_6", + "tm_react__MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_CN1CCNCC1Se7_rev_step30_3_6", + "tm_react__MOBH5_Hg2_Charge1_UHF0_swaplig_1_newlig_CCO2_rev_step2_1_1", + "tm_react__ROST40_Fe3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step16_1_6", + "tm_react__MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CO1_rev_step24_4_3", + "tm_react__MOR5_Ho3_Charge2_UHF4_swaplig_0_newlig_Brc1cccnc15_rev_step8_2_5", + "tm_react__MOBH28_Os4_Charge3_UHF4_swaplig_0_newlig_FCFFCOO6_rev_step9_3_5", + "tm_react__MOR40_La3Cu2_Charge2_UHF1_swaplig_1_newlig_SeCN2_rev_step13_-2_2", + "tm_react__MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step35_1_5", + "tm_react__ROST15_Cd2_Charge1_UHF0_swaplig_1_newlig_OC1CCCCCN10_step3_-1_1", + "tm_react__ROST35_In3_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_step12_-2_1", + "tm_react__MOBH19_Fe2_Charge2_UHF4_swaplig_0_newlig_CC1NCCN12_step31_2_5", + "tm_react__MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step7_2_1", + "tm_react__MOBH8_Y3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step10_-1_1", + "tm_react__ROST5_Ho3_Charge3_UHF4_swaplig_0_newlig_NCCN03_step7_3_5", + "tm_react__ROST31_Sr2_Charge2_UHF0_swaplig_0_newlig_CO1_step0_-2_1", + "tm_react__MOBH3_Pt4_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step9_0_5", + "tm_react__MOBH12_Zr4_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_step9_0_1", + "tm_react__MOR5_Pd4_Charge3_UHF4_swaplig_2_newlig_CC1CCNN1C4_rev_step32_3_5", + "tm_react__MOR23a_Hf4_Charge3_UHF0_swaplig_1_newlig_Nc1ccncc14_step0_3_1", + "tm_react__MOBH13_Mn4_Charge2_UHF3_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step14_2_4", + "tm_react__ROST20_Pd4_Charge2_UHF4_swaplig_1_newlig_COPOCOC2_rev_step5_2_5", + "tm_react__MOR12_Eu2_Charge2_UHF7_swaplig_1_newlig_CSCO1_rev_step12_2_8", + "tm_react__ROST32_Pb4_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step4_-2_1", + "tm_react__MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step5_0_1", + "tm_react__MOR27_Pt4_Charge2_UHF4_swaplig_0_newlig_Tec1ccccc10_step36_2_5", + "tm_react__MOR12_Cr3_Charge3_UHF3_swaplig_0_newlig_S1CCNC13_rev_step8_3_4", + "tm_react__ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step7_1_7", + "tm_react__MOBH5_Ca2_Charge1_UHF0_swaplig_0_newlig_OC1_step6_1_1", + "tm_react__MOBH31_Mg2_Charge0_UHF0_swaplig_0_newlig_SeCN2_step3_0_1", + "tm_react__MOBH17_Ca2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step16_2_1", + "tm_react__MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step9_-1_1", + "tm_react__MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step33_0_4", + "tm_react__MOR19_Ti4_Charge3_UHF0_swaplig_0_newlig_NCc1ccccc10_step14_3_1", + "tm_react__MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step5_0_1", + "tm_react__ROST15_Ga3_Charge0_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_step38_0_1", + "tm_react__MOR41_W4_Charge0_UHF2_swaplig_1_newlig_Nc1ccncc14_step15_0_3", + "tm_react__MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step23_1_3", + "tm_react__MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step23_4_6", + "tm_react__MOR33_Co3_Charge3_UHF4_swaplig_1_newlig_CNCCN4_step26_3_5", + "tm_react__MOR23a_Y3_Charge2_UHF0_swaplig_2_newlig_ONOc1cccOcc1NOONOO7_rev_step8_2_1", + "tm_react__MOR11_Hf4_Charge2_UHF0_swaplig_1_newlig_CH2c1ccccc10_rev_step17_2_1", + "tm_react__MOBH17_Pb2_Charge2_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step8_2_1", + "tm_react__MOBH17_Pt4_Charge4_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step11_4_5", + "tm_react__ROST33_Re4_Charge1_UHF3_swaplig_0_newlig_c1ccccc13_rev_step9_-1_4", + "tm_react__ROST15_Mn2_Charge1_UHF5_swaplig_2_newlig_SC1NCCCC10_rev_step42_-1_6", + "tm_react__MOR37_W4_Charge4_UHF2_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step10_4_3", + "tm_react__MOBH10_Hg1Ta5_Charge2_UHF1_swaplig_0_newlig_NC1_rev_step3_2_2", + "tm_react__MOR22_Eu3Au3_Charge4_UHF8_swaplig_0_newlig_CCCCPNCCCCCCCC5_step7_4_9", + "tm_react__MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_CNCCNNCC4_rev_step2_3_3", + "tm_react__ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step20_-1_4", + "tm_react__MOBH25_Sr2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step12_1_1", + "tm_react__MOBH19_Ce4_Charge4_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_step2_4_1", + "tm_react__MOR11_Pd2_Charge0_UHF2_swaplig_2_newlig_ClCH21_step10_0_3", + "tm_react__MOR35_Pb4_Charge4_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step21_4_1", + "tm_react__ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step22_-2_5", + "tm_react__MOR10_Y3_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_step0_2_1", + "tm_react__MOR39_Co3Co3_Charge4_UHF8_swaplig_0_newlig_S1CCNC13_rev_step8_4_9", + "tm_react__MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_CNCSNC3_step16_3_1", + "tm_react__MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_CCOO3_step18_2_1", + "tm_react__MOBH6_In3_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step10_2_2", + "tm_react__MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFF1_step11_2_1", + "tm_react__ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_Br0_step13_-2_1", + "tm_react__MOBH28_Pd4_Charge3_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step19_3_5", + "tm_react__MOR30_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_rev_step4_2_3", + "tm_react__MOR2_Pb2_Charge2_UHF0_swaplig_0_newlig_CCO2_rev_step17_2_1", + "tm_react__MOR11_Ti4_Charge2_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_rev_step2_2_1", + "tm_react__MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_SCN0_rev_step21_1_6", + "tm_react__MOR5_Tl3_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_rev_step7_2_1", + "tm_react__MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_CCCO3_step18_-1_1", + "tm_react__MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_NN1NCNN14_rev_step17_1_6", + "tm_react__ROST14_Bi3_Charge0_UHF0_swaplig_2_newlig_CCNCCCOc1cccnc111_rev_step16_0_1", + "tm_react__ROST31_Eu2_Charge2_UHF7_swaplig_0_newlig_ClCClCOO5_rev_step8_-2_8", + "tm_react__MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step20_0_1", + "tm_react__MOBH15_Rh3_Charge0_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step8_0_5", + "tm_react__MOBH13_Mn3_Charge1_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step9_1_5", + "tm_react__MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step12_2_1", + "tm_react__MOBH23_Tc4_Charge1_UHF3_swaplig_0_newlig_CC1NCCN12_step7_1_4", + "tm_react__ROST16_Ru3_Charge1_UHF5_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step7_-1_6", + "tm_react__MOR5_Sn2_Charge1_UHF0_swaplig_2_newlig_S1CCNC13_rev_step1_1_1", + "tm_react__MOBH13_Ru3_Charge1_UHF5_swaplig_1_newlig_CSiCCNc1ccccc14_step7_1_6", + "tm_react__MOBH28_Be2_Charge1_UHF0_swaplig_0_newlig_CSiCC1_rev_step25_1_1", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_ClCH21_step81_0_3", + "tm_react__MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step2_0_1", + "tm_react__MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step12_2_3", + "tm_react__ROST15_Co2_Charge1_UHF3_swaplig_0_newlig_SCN2_step36_-1_4", + "tm_react__ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step12_-2_4", + "tm_react__ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step17_0_3", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step14_2_1", + "tm_react__MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_Br0_step20_0_5", + "tm_react__MOR19_Lu3_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step9_2_1", + "tm_react__MOBH35_Re4_Charge4_UHF3_swaplig_0_newlig_OCN2_step34_4_4", + "tm_react__MOR23_Pd4_Charge3_UHF4_swaplig_0_newlig_CN1CCNC1S6_step12_3_5", + "tm_react__MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step31_2_3", + "tm_react__ROST34_La3_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step14_0_1", + "tm_react__ROST13_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step12_0_1", + "tm_react__MOBH29_Pb4_Charge1_UHF0_swaplig_1_newlig_FCFF1_step0_1_1", + "tm_react__MOR5_Mn2_Charge1_UHF5_swaplig_2_newlig_C1N2CN3CN1CPC2C37_step14_1_6", + "tm_react__ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step23_-1_4", + "tm_react__MOBH33_Ru4_Charge1_UHF4_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step6_1_5", + "tm_react__ROST21_V4_Charge2_UHF1_swaplig_0_newlig_CN1CCNC14_step8_2_2", + "tm_react__MOR34_Y3_Charge3_UHF0_swaplig_0_newlig_CNCCO4_rev_step35_3_1", + "tm_react__MOR26_Pt4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step8_2_5", + "tm_react__MOR5_Tl3_Charge2_UHF0_swaplig_2_newlig_CPCC1_step23_2_1", + "tm_react__MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CSCO1_rev_step9_4_1", + "tm_react__MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step2_2_1", + "tm_react__ROST34_Au3_Charge0_UHF2_swaplig_0_newlig_Fc1ccFcFcFc1F2_step1_0_3", + "tm_react__MOBH13_Ce3_Charge1_UHF1_swaplig_1_newlig_OC1NSOOc2ccccc122_step17_1_2", + "tm_react__MOBH25_Sr2_Charge1_UHF0_swaplig_0_newlig_N0_step6_1_1", + "tm_react__ROST16_Rh3_Charge1_UHF4_swaplig_0_newlig_FCFFSOOO7_step6_-1_5", + "tm_react__ROST22_Hf4_Charge1_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step10_1_1", + "tm_react__MOR27_Ce3_Charge1_UHF1_swaplig_0_newlig_CCOO3_step27_1_2", + "tm_react__MOBH31_Ni2_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step8_0_3", + "tm_react__MOR34_Ce4_Charge4_UHF0_swaplig_0_newlig_CCCPCCCCCC3_step1_4_1", + "tm_react__MOR29_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCCH23_rev_step5_2_1", + "tm_react__MOBH23_Os4_Charge1_UHF4_swaplig_0_newlig_OC1_step12_1_5", + "tm_react__MOBH4_Mg2_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step6_-2_1", + "tm_react__MOR1_Cd2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step7_2_1", + "tm_react__MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_NCNO3_rev_step1_3_5", + "tm_react__MOBH9_La3_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step2_-1_1", + "tm_react__ROST31_In3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step4_-1_1", + "tm_react__ROST15_Sr2_Charge1_UHF0_swaplig_1_newlig_Cc1ccncc14_step3_-1_1", + "tm_react__MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_Clc1cccnc15_rev_step0_1_5", + "tm_react__MOBH15_Ga3_Charge0_UHF0_swaplig_0_newlig_Clc1cccnc15_step3_0_1", + "tm_react__MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_NC1_step53_1_5", + "tm_react__MOR41_W4_Charge0_UHF2_swaplig_1_newlig_Nc1ccncc14_step7_0_3", + "tm_react__MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step13_1_4", + "tm_react__ROST31_Pt2_Charge2_UHF2_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step11_-2_3", + "tm_react__ROST31_Tc4_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step10_0_4", + "tm_react__ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step26_-1_3", + "tm_react__MOBH28_Al3_Charge2_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step26_2_1", + "tm_react__MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_N1CCNC13_rev_step42_0_1", + "tm_react__MOR19_V3_Charge2_UHF2_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step8_2_3", + "tm_react__MOR1_V2_Charge2_UHF3_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step9_2_4", + "tm_react__ROST15_Tm3_Charge0_UHF2_swaplig_1_newlig_CO1_step27_0_3", + "tm_react__MOBH4_Y3_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step11_-1_1", + "tm_react__ROST33_In3_Charge2_UHF0_swaplig_0_newlig_FBFFF0_rev_step12_-2_1", + "tm_react__MOR29_W4_Charge2_UHF2_swaplig_0_newlig_COCO2_step14_2_3", + "tm_react__MOR18_Pt4_Charge3_UHF4_swaplig_0_newlig_CSC1_rev_step41_3_5", + "tm_react__ROST40_Mn3_Charge1_UHF4_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step20_1_5", + "tm_react__MOBH31_Ni2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_step3_0_3", + "tm_react__MOR27_Tl3_Charge1_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step14_1_1", + "tm_react__MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step5_0_5", + "tm_react__MOBH34_Be2_Charge0_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step16_0_1", + "tm_react__ROST29_Mn3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step2_0_5", + "tm_react__ROST15_Nd3_Charge0_UHF3_swaplig_1_newlig_NCNS3_step41_0_4", + "tm_react__MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step26_4_6", + "tm_react__MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_OCO2_step29_0_1", + "tm_react__MOR39_Ga3Pr3_Charge4_UHF2_swaplig_0_newlig_c1ccncc13_rev_step20_4_3", + "tm_react__MOR23_Yb3_Charge2_UHF1_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step9_2_2", + "tm_react__ROST32_Ti4_Charge2_UHF0_swaplig_0_newlig_I0_rev_step1_-2_1", + "tm_react__ROST5_V2_Charge2_UHF3_swaplig_0_newlig_NNCNS04_rev_step6_2_4", + "tm_react__ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step36_0_4", + "tm_react__MOBH28_Ti2_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_1_3", + "tm_react__MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_OCN2_step3_0_3", + "tm_react__MOR3_Pd2_Charge2_UHF2_swaplig_0_newlig_COPOCOC2_rev_step9_2_3", + "tm_react__MOR12_Ni2_Charge2_UHF2_swaplig_1_newlig_NCOc1ccncc16_step12_2_3", + "tm_react__ROST15_In3_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_step0_0_1", + "tm_react__MOBH26_Lu3_Charge1_UHF0_swaplig_2_newlig_COCO2_step8_1_1", + "tm_react__MOR34_Hf4_Charge4_UHF0_swaplig_0_newlig_CSCO3_rev_step3_4_1", + "tm_react__MOBH29_Ga3_Charge0_UHF0_swaplig_1_newlig_CSiCCNc1ccccc14_rev_step8_0_1", + "tm_react__MOR40_Tm3Sr2_Charge2_UHF2_swaplig_0_newlig_O1BOc2ccccc121_step15_-2_3", + "tm_react__MOR39_Ga3Rh3_Charge4_UHF4_swaplig_0_newlig_CNCCSNCC4_step21_4_5", + "tm_react__MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_OCN2_step33_0_3", + "tm_react__ROST15_V3_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step25_0_3", + "tm_react__MOR29_W4_Charge2_UHF2_swaplig_0_newlig_CO1_step81_2_3", + "tm_react__MOR33_Sm3_Charge3_UHF5_swaplig_0_newlig_NCc1ccncc15_step28_3_6", + "tm_react__MOR11_Ti2_Charge0_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step9_0_3", + "tm_react__MOBH34_Cr2_Charge0_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step21_0_5", + "tm_react__MOBH10_Au1Nb5_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step4_2_1", + "tm_react__ROST15_Ce3_Charge0_UHF1_swaplig_2_newlig_CNCCN4_rev_step29_0_2", + "tm_react__ROST16_V4_Charge0_UHF1_swaplig_0_newlig_CC1COBOC1CC4_step11_0_2", + "tm_react__ROST15_Be2_Charge1_UHF0_swaplig_2_newlig_CN1NCOCC1Cc1ccccc14_rev_step13_-1_1", + "tm_react__MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_CO1_rev_step4_1_6", + "tm_react__MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step9_0_1", + "tm_react__MOR28_Pd4_Charge2_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step7_2_5", + "tm_react__MOBH26_Pb2_Charge0_UHF0_swaplig_1_newlig_SC1NCCCN10_step8_0_1", + "tm_react__MOR34_Fe3_Charge3_UHF5_swaplig_1_newlig_S1CCNC13_rev_step7_3_6", + "tm_react__MOR33_Os4_Charge4_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step25_4_5", + "tm_react__MOR23_Ru3_Charge2_UHF5_swaplig_1_newlig_CSC1_step18_2_6", + "tm_react__ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_CCOO3_rev_step6_-1_3", + "tm_react__MOR18_Yb3_Charge2_UHF1_swaplig_1_newlig_c1ccncc13_rev_step36_2_2", + "tm_react__MOBH33_Mo4_Charge1_UHF2_swaplig_0_newlig_CNCCO4_rev_step7_1_3", + "tm_react__ROST32_V4_Charge2_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step11_-2_2", + "tm_react__MOBH25_Tc4_Charge3_UHF3_swaplig_0_newlig_CCCN3_rev_step4_3_4", + "tm_react__ROST34_Eu2_Charge1_UHF7_swaplig_0_newlig_CCOCFFFCFFF2_step21_-1_8", + "tm_react__MOR19_Al3_Charge2_UHF0_swaplig_0_newlig_CSC1_step33_2_1", + "tm_react__ROST14_Be2_Charge1_UHF0_swaplig_2_newlig_Nc1ccccc10_step4_-1_1", + "tm_react__ROST52_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_step2_-1_2", + "tm_react__ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step12_-1_1", + "tm_react__MOR19_Tl3_Charge2_UHF0_swaplig_1_newlig_Nc1ccccn16_rev_step21_2_1", + "tm_react__MOR31_W4_Charge2_UHF2_swaplig_0_newlig_CH30_rev_step35_2_3" + ], + "rel_path": [ + "tm_react/ROST34_Dy3_Charge0_UHF5_swaplig_0_newlig_Sec1ccccc10_rev_step4_0_6", + "tm_react/ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_rev_step8_0_1", + "tm_react/MOBH35_V2_Charge2_UHF3_swaplig_0_newlig_CH2c1ccccc10_rev_step5_2_4", + "tm_react/MOBH28_Pt2_Charge1_UHF2_swaplig_0_newlig_Sec1ccccc10_rev_step15_1_3", + "tm_react/ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_ClCH21_rev_step6_-1_6", + "tm_react/MOBH32_Be2_Charge1_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step7_-1_1", + "tm_react/MOR33_Dy3_Charge3_UHF5_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step22_3_6", + "tm_react/MOR27_Lu3_Charge1_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step42_1_1", + "tm_react/MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step10_2_2", + "tm_react/MOR11_Cu2_Charge0_UHF1_swaplig_2_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step20_0_2", + "tm_react/MOR20_Al3_Charge2_UHF0_swaplig_0_newlig_CSC1_step17_2_1", + "tm_react/MOBH13_Cr3_Charge1_UHF3_swaplig_0_newlig_CN1CCNCC1Se7_step10_1_4", + "tm_react/MOR5_Be2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_step30_1_1", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_SC1NCCN10_step14_2_3", + "tm_react/ROST45_Hf4_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step13_2_1", + "tm_react/MOR18_Mn3_Charge2_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_step15_2_5", + "tm_react/MOR18_Ru4_Charge3_UHF4_swaplig_2_newlig_CSOOO4_rev_step4_3_5", + "tm_react/MOBH32_Ca2_Charge1_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_rev_step3_-1_1", + "tm_react/MOR19_Au3_Charge2_UHF2_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step12_2_3", + "tm_react/MOR28_Pt4_Charge2_UHF4_swaplig_0_newlig_ONO2_rev_step48_2_5", + "tm_react/MOR18_Y3_Charge2_UHF0_swaplig_1_newlig_N1CCCN14_step3_2_1", + "tm_react/MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_FCFFCOO6_rev_step12_2_5", + "tm_react/MOR23a_Gd3_Charge2_UHF7_swaplig_2_newlig_OC1CCCON16_step11_2_8", + "tm_react/MOR9_Pm3_Charge2_UHF4_swaplig_0_newlig_c1ccncc13_rev_step7_2_5", + "tm_react/MOBH3_Os4_Charge0_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_rev_step5_0_5", + "tm_react/ROST14_Ga3_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step11_0_1", + "tm_react/MOR27_Pr3_Charge1_UHF2_swaplig_0_newlig_CC1COBOC1CC4_rev_step13_1_3", + "tm_react/ROST15_Eu2_Charge1_UHF7_swaplig_0_newlig_CSiCCO4_step23_-1_8", + "tm_react/ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_ClCClCOO5_rev_step6_-2_6", + "tm_react/MOBH4_Tm3_Charge1_UHF2_swaplig_0_newlig_OCOc1ccccc12_rev_step11_-1_3", + "tm_react/MOR41_Os4_Charge0_UHF4_swaplig_1_newlig_N1CCNC13_step22_0_5", + "tm_react/MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step16_1_4", + "tm_react/MOBH9_Pb2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step6_-2_1", + "tm_react/ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_SCN2_step21_-1_2", + "tm_react/MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step7_1_1", + "tm_react/MOBH17_Tc4_Charge4_UHF3_swaplig_0_newlig_Nc1ccncc14_rev_step16_4_4", + "tm_react/ROST35_Pr3_Charge2_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step9_-2_3", + "tm_react/MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_CSiCCCH24_step28_3_1", + "tm_react/ROST33_W4_Charge1_UHF2_swaplig_0_newlig_CCOCFFFCFFF2_rev_step17_-1_3", + "tm_react/ROST31_Sm3_Charge1_UHF5_swaplig_0_newlig_CCCc1ccccCCCc1O12_step2_-1_6", + "tm_react/ROST37_Pr3_Charge0_UHF2_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_step1_0_3", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_COCO2_step2_2_4", + "tm_react/MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step42_1_5", + "tm_react/MOR18_Eu3_Charge2_UHF6_swaplig_0_newlig_NC1Nc2ccccc2S12_step16_2_7", + "tm_react/MOR34_Pb4_Charge4_UHF0_swaplig_1_newlig_CNCPONCCNCC4_step1_4_1", + "tm_react/MOR6_Zn2_Charge2_UHF0_swaplig_0_newlig_CSCO1_rev_step1_2_1", + "tm_react/MOBH33_Co2_Charge1_UHF3_swaplig_1_newlig_Nc1ccccn16_rev_step13_-1_4", + "tm_react/MOR41_Tb3_Charge1_UHF6_swaplig_1_newlig_NCc1ccccc10_rev_step12_-1_7", + "tm_react/ROST1_W4_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_step1_1_3", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CPCc1ccccc11_step4_4_1", + "tm_react/ROST23_Pt2_Charge2_UHF2_swaplig_0_newlig_CCCCc1ccncc1c1ccccn1CCCC715_step5_2_3", + "tm_react/ROST29_Fe2_Charge1_UHF4_swaplig_0_newlig_OC1CCCON16_step10_-1_5", + "tm_react/MOR14_Ba2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_rev_step3_0_1", + "tm_react/MOBH3_Pb2_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step11_-2_1", + "tm_react/ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_ONO2_step30_0_1", + "tm_react/ROST59_Tl3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step1_-1_1", + "tm_react/MOR40_Al3Zr4_Charge0_UHF0_swaplig_0_newlig_CH30_step3_0_1", + "tm_react/MOBH24_Ir4_Charge3_UHF5_swaplig_0_newlig_C1CCOC13_rev_step2_3_6", + "tm_react/ROST40_Ru3_Charge1_UHF5_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step15_1_6", + "tm_react/MOBH32_Cr2_Charge1_UHF4_swaplig_0_newlig_CN1CCNCC1Se7_rev_step17_-1_5", + "tm_react/MOR20_Pd4_Charge3_UHF4_swaplig_2_newlig_SCN2_step3_3_5", + "tm_react/ROST15_Bi3_Charge0_UHF0_swaplig_1_newlig_CCNO3_step27_0_1", + "tm_react/MOBH27_V3_Charge2_UHF2_swaplig_1_newlig_Brc1cccnc15_step18_2_4", + "tm_react/MOBH29_La3_Charge0_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step18_0_1", + "tm_react/MOR20_Ru3_Charge2_UHF5_swaplig_1_newlig_CN1CCCNC1ON5_rev_step11_2_6", + "tm_react/ROST26_Fe3_Charge1_UHF5_swaplig_1_newlig_OCO2_rev_step11_1_6", + "tm_react/ROST15_Co3_Charge0_UHF4_swaplig_1_newlig_OC1CCCCCN10_rev_step24_0_5", + "tm_react/MOBH24_Pt2_Charge1_UHF2_swaplig_0_newlig_OC1_step14_1_3", + "tm_react/MOR40_Ce3Be2_Charge2_UHF1_swaplig_1_newlig_OCOc1ccccc1NOONOO2_rev_step12_-2_2", + "tm_react/MOBH7_Cr2_Charge1_UHF4_swaplig_0_newlig_CCO2_step6_1_6", + "tm_react/MOR2_Mg2_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step9_2_1", + "tm_react/MOBH15_Nd3_Charge0_UHF3_swaplig_0_newlig_CCCN3_step2_0_4", + "tm_react/MOR2_Ca2_Charge2_UHF0_swaplig_1_newlig_CN1CCNCC1Se7_step9_2_1", + "tm_react/MOR9_Ir3_Charge2_UHF4_swaplig_0_newlig_CCNO3_step13_2_5", + "tm_react/ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step6_-2_1", + "tm_react/ROST40_Mn4_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step15_2_4", + "tm_react/MOR5_Bi3_Charge2_UHF0_swaplig_1_newlig_N0_rev_step37_2_1", + "tm_react/MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_OC1CCCON16_step8_2_5", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step10_1_2", + "tm_react/MOR41_Zr4_Charge0_UHF0_swaplig_0_newlig_ClCH21_rev_step10_0_1", + "tm_react/MOBH33_Be2_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step28_-1_1", + "tm_react/MOR28_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step0_1_6", + "tm_react/MOR1_Gd3_Charge3_UHF7_swaplig_0_newlig_CNCSNC3_rev_step9_3_8", + "tm_react/MOR9_Bi3_Charge2_UHF0_swaplig_1_newlig_SCN2_step13_2_1", + "tm_react/ROST15_Pb2_Charge1_UHF0_swaplig_1_newlig_NCNS3_step14_-1_1", + "tm_react/MOBH29_Os4_Charge1_UHF4_swaplig_1_newlig_OCN2_step21_1_5", + "tm_react/MOR27_Ti4_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step21_2_1", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_CCCO3_rev_step0_0_1", + "tm_react/MOR34_Pd4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_step0_4_5", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step18_-2_1", + "tm_react/ROST15_V3_Charge0_UHF2_swaplig_1_newlig_N1CCCN14_step8_0_3", + "tm_react/MOR34_Ho3_Charge3_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step22_3_5", + "tm_react/MOBH13_Ho3_Charge1_UHF4_swaplig_1_newlig_CH2c1ccccc10_step18_1_5", + "tm_react/ROST15_Ga3_Charge0_UHF0_swaplig_2_newlig_c1ccncc13_rev_step4_0_1", + "tm_react/MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_step14_2_3", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step1_0_3", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_rev_step46_2_5", + "tm_react/MOBH13_Sm3_Charge1_UHF5_swaplig_0_newlig_CNCCSNCC4_rev_step2_1_6", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_rev_step43_2_6", + "tm_react/MOBH17_Pb4_Charge4_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step27_4_1", + "tm_react/MOR5_Be2_Charge1_UHF0_swaplig_2_newlig_Cc1ccncc14_rev_step4_1_1", + "tm_react/ROST15_Cu2_Charge1_UHF1_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step16_-1_2", + "tm_react/ROST15_V3_Charge0_UHF2_swaplig_0_newlig_CCOO3_rev_step11_0_3", + "tm_react/MOR31_Be2_Charge0_UHF0_swaplig_0_newlig_CCO1_step18_0_1", + "tm_react/MOR14_Fe2_Charge0_UHF4_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_rev_step1_0_5", + "tm_react/MOBH3_Sc3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step1_-1_1", + "tm_react/MOBH15_Au3_Charge0_UHF2_swaplig_0_newlig_CCOCC2_rev_step2_0_3", + "tm_react/MOR34_Ti3_Charge3_UHF1_swaplig_1_newlig_CNHCCc1ccccc19_step15_3_2", + "tm_react/MOBH28_Ti2_Charge1_UHF2_swaplig_0_newlig_ClCClClCOO6_rev_step16_1_3", + "tm_react/MOR41_Pm3_Charge1_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step22_-1_5", + "tm_react/MOR21_Y3_Charge2_UHF0_swaplig_0_newlig_Se20_rev_step54_-2_1", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_step0_2_5", + "tm_react/MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_CSC1_step15_0_1", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_SCN2_step8_0_3", + "tm_react/MOBH34_V4_Charge2_UHF1_swaplig_0_newlig_Clc1ccccc1COO9_rev_step7_2_2", + "tm_react/MOR23a_Zr4_Charge3_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step24_3_1", + "tm_react/MOR33_Sn4_Charge4_UHF0_swaplig_0_newlig_OC1_step0_4_1", + "tm_react/MOBH9_Pb2_Charge2_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step9_-2_1", + "tm_react/ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_F0_rev_step1_-2_5", + "tm_react/MOBH10_Cs1Ta5_Charge2_UHF0_swaplig_1_newlig_Sc1ccccc10_step29_2_1", + "tm_react/MOR29_V2_Charge0_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step41_0_4", + "tm_react/MOR22_Ga3In3_Charge4_UHF0_swaplig_1_newlig_Cc1ccncc14_step3_4_1", + "tm_react/MOR34_Tb3_Charge3_UHF6_swaplig_1_newlig_CNCCSNCC4_step21_3_7", + "tm_react/ROST13_Gd3_Charge1_UHF7_swaplig_0_newlig_NNCNS04_rev_step20_1_8", + "tm_react/MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step49_0_1", + "tm_react/ROST29_Nd3_Charge0_UHF3_swaplig_0_newlig_ClCClClCOO6_step11_0_4", + "tm_react/ROST26_Pr3_Charge1_UHF2_swaplig_0_newlig_CCNOCCNO26_step12_1_3", + "tm_react/MOBH35_Cu2_Charge2_UHF1_swaplig_0_newlig_c1ccccc13_step1_2_2", + "tm_react/MOBH32_Pt2_Charge1_UHF2_swaplig_0_newlig_CNCNO4_rev_step16_-1_3", + "tm_react/ROST32_Ti4_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step2_-2_1", + "tm_react/ROST13_Ir3_Charge1_UHF4_swaplig_0_newlig_COCCOC14_rev_step28_1_5", + "tm_react/MOR11_Cu2_Charge0_UHF1_swaplig_0_newlig_c1cccnc1c1ccccn1411_step12_0_2", + "tm_react/MOR26_Mo4_Charge2_UHF2_swaplig_0_newlig_CCOO3_rev_step17_2_3", + "tm_react/MOR41_Y3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step6_-1_1", + "tm_react/ROST14_Ba2_Charge1_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step0_-1_1", + "tm_react/ROST59_Fe3_Charge1_UHF5_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_-1_6", + "tm_react/MOBH17_Sn4_Charge4_UHF0_swaplig_0_newlig_NCOc1cccnc17_rev_step3_4_1", + "tm_react/ROST14_Ti2_Charge1_UHF2_swaplig_2_newlig_CN1CCNCC1Se7_step1_-1_3", + "tm_react/MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCClClCOO6_step25_2_1", + "tm_react/MOR5_Sc3_Charge2_UHF0_swaplig_1_newlig_CCCO3_rev_step30_2_1", + "tm_react/MOR29_Sn2_Charge0_UHF0_swaplig_0_newlig_ClCH21_rev_step18_0_1", + "tm_react/MOR22_Co3Al3_Charge4_UHF4_swaplig_0_newlig_ClCClCOO5_rev_step18_4_5", + "tm_react/MOR40_Tm3Ba2_Charge2_UHF2_swaplig_1_newlig_Brc1ccccc1COO9_rev_step9_-2_3", + "tm_react/MOR40_Al3Bi3_Charge1_UHF0_swaplig_1_newlig_OS1ONCOc2ccccc125_step10_-1_1", + "tm_react/MOR27_Tm3_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_1_3", + "tm_react/MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_OCc1ccccn107_step9_2_3", + "tm_react/ROST26_Pd2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step18_0_3", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_Fc1ccFcFcFc1F2_step47_2_6", + "tm_react/MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step18_-1_1", + "tm_react/ROST29_Pr3_Charge0_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step7_0_3", + "tm_react/ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_NCc1cccnc16_step26_0_1", + "tm_react/MOBH33_Sn2_Charge1_UHF0_swaplig_2_newlig_OCN2_step9_-1_1", + "tm_react/ROST32_Hf4_Charge2_UHF0_swaplig_1_newlig_FCFFCOCFFFCFFF5_step0_-2_1", + "tm_react/MOBH5_Sn4_Charge3_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step11_3_1", + "tm_react/MOR28_Rh3_Charge1_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step9_1_5", + "tm_react/MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step17_3_5", + "tm_react/MOR19_Gd3_Charge2_UHF7_swaplig_0_newlig_N1CCCN14_rev_step23_2_8", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_N0_step13_4_5", + "tm_react/MOR37_Mn4_Charge4_UHF3_swaplig_0_newlig_CNCCCO5_rev_step1_4_4", + "tm_react/MOR23_Sc3_Charge2_UHF0_swaplig_1_newlig_CCCPCCCCCC3_rev_step1_2_1", + "tm_react/MOR23_Lu3_Charge2_UHF0_swaplig_0_newlig_NN1NCNN14_rev_step20_2_1", + "tm_react/MOR9_Tb3_Charge2_UHF6_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step2_2_7", + "tm_react/MOR22_Ga3Gd3_Charge4_UHF7_swaplig_0_newlig_ClCClClCOO6_step12_4_8", + "tm_react/MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CNCCO4_step1_1_5", + "tm_react/ROST59_W4_Charge0_UHF2_swaplig_2_newlig_CSOOO4_rev_step14_0_3", + "tm_react/MOBH34_Tc4_Charge2_UHF3_swaplig_0_newlig_SCN2_rev_step6_2_4", + "tm_react/MOBH35_Pd4_Charge4_UHF4_swaplig_0_newlig_I0_rev_step18_4_5", + "tm_react/MOR30_Pd4_Charge2_UHF4_swaplig_0_newlig_I0_rev_step14_2_5", + "tm_react/ROST16_Al3_Charge1_UHF0_swaplig_0_newlig_Br0_step16_-1_1", + "tm_react/MOR22_V3Co3_Charge4_UHF6_swaplig_1_newlig_CN1CCNCC1Se7_rev_step7_4_7", + "tm_react/MOBH13_Bi3_Charge1_UHF0_swaplig_0_newlig_CC1CCNN1C4_step2_1_1", + "tm_react/MOBH17_Mo4_Charge4_UHF2_swaplig_0_newlig_CSC1_step16_4_3", + "tm_react/ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step12_-1_1", + "tm_react/MOBH8_Bi3_Charge1_UHF0_swaplig_0_newlig_CNCNO4_step15_-1_1", + "tm_react/MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step6_0_5", + "tm_react/ROST32_Hf4_Charge2_UHF0_swaplig_1_newlig_COCO2_rev_step22_-2_1", + "tm_react/MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step7_2_1", + "tm_react/ROST37_La3_Charge0_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step1_0_1", + "tm_react/MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step24_4_1", + "tm_react/ROST16_Cr2_Charge2_UHF4_swaplig_0_newlig_CO1_step11_-2_5", + "tm_react/MOBH31_Pt4_Charge2_UHF4_swaplig_0_newlig_CC1CCCCN16_step5_2_5", + "tm_react/MOR23_Hf4_Charge3_UHF0_swaplig_1_newlig_CO1_rev_step15_3_1", + "tm_react/ROST34_Pm3_Charge0_UHF4_swaplig_0_newlig_CSiCCCH24_step7_0_5", + "tm_react/MOR5_Ni2_Charge1_UHF2_swaplig_0_newlig_CO1_rev_step4_1_3", + "tm_react/ROST34_Zn2_Charge1_UHF0_swaplig_0_newlig_OCN2_step0_-1_1", + "tm_react/ROST41_Sn4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step25_2_1", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step22_4_5", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_Cc1ccncc14_step8_0_3", + "tm_react/MOR18_Pd4_Charge3_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step18_3_5", + "tm_react/ROST15_Ba2_Charge1_UHF0_swaplig_2_newlig_CNCPONCCNCC4_rev_step6_-1_1", + "tm_react/ROST40_Zr4_Charge2_UHF0_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step35_2_1", + "tm_react/MOBH17_Pd4_Charge4_UHF4_swaplig_0_newlig_CNCSNC3_rev_step15_4_5", + "tm_react/ROST1_Au3_Charge0_UHF2_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step12_0_3", + "tm_react/MOR31_Tc4_Charge2_UHF3_swaplig_0_newlig_CNCCc1ccccc19_rev_step35_2_4", + "tm_react/MOBH34_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step3_2_1", + "tm_react/MOR34_Au3_Charge3_UHF2_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step19_3_3", + "tm_react/MOBH35_Pt2_Charge2_UHF2_swaplig_0_newlig_CSOOO4_rev_step31_2_3", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_step33_2_5", + "tm_react/MOR35_Ga3_Charge3_UHF0_swaplig_0_newlig_CSCO3_rev_step25_3_1", + "tm_react/MOR26_Tb3_Charge1_UHF6_swaplig_0_newlig_FCFFCOO6_rev_step6_1_7", + "tm_react/MOR39_Mn3Ir3_Charge4_UHF8_swaplig_0_newlig_Nc1ccncc14_step30_4_9", + "tm_react/MOR19_Lu3_Charge2_UHF0_swaplig_2_newlig_O1BOc2ccccc121_rev_step18_2_1", + "tm_react/ROST26_Ca2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step5_0_1", + "tm_react/MOBH35_Mn2_Charge2_UHF5_swaplig_0_newlig_CCCCCC5_rev_step7_2_6", + "tm_react/MOBH26_Pb2_Charge0_UHF0_swaplig_1_newlig_CO1_rev_step3_0_1", + "tm_react/MOR37_Re4_Charge4_UHF3_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step12_4_4", + "tm_react/ROST13_Rh3_Charge1_UHF4_swaplig_1_newlig_CCCO3_step11_1_5", + "tm_react/MOR5_Pd2_Charge1_UHF2_swaplig_1_newlig_SC1NCCN10_rev_step17_1_3", + "tm_react/MOR16_Ru4_Charge2_UHF4_swaplig_2_newlig_OCN2_rev_step12_-2_5", + "tm_react/MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_ONO2_rev_step34_1_1", + "tm_react/MOBH24_Ir4_Charge3_UHF5_swaplig_0_newlig_CC1CCNN1C4_rev_step4_3_6", + "tm_react/ROST33_Tc4_Charge1_UHF3_swaplig_0_newlig_OS1ONCSc2ccccc125_step4_-1_4", + "tm_react/MOR21_Co3_Charge2_UHF4_swaplig_1_newlig_CCc1ccccc10_step23_-2_5", + "tm_react/ROST15_Mn2_Charge1_UHF5_swaplig_2_newlig_CPCc1ccccc11_rev_step0_-1_6", + "tm_react/ROST34_Fe3_Charge0_UHF5_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step10_0_6", + "tm_react/ROST29_In3_Charge0_UHF0_swaplig_0_newlig_OCO2_step11_0_1", + "tm_react/MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_ClCClCOO5_rev_step4_0_3", + "tm_react/ROST52_Tl3_Charge1_UHF0_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step12_-1_1", + "tm_react/MOR10_Fe3_Charge2_UHF5_swaplig_0_newlig_CCCN3_step12_2_6", + "tm_react/MOR8_Re4_Charge3_UHF3_swaplig_2_newlig_N0_step0_3_4", + "tm_react/MOR35_Lu3_Charge3_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step12_3_1", + "tm_react/MOR5_Sn4_Charge3_UHF0_swaplig_2_newlig_Nc1ccccc10_step7_3_1", + "tm_react/MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_COCO2_step1_0_1", + "tm_react/ROST41_Eu3_Charge1_UHF6_swaplig_0_newlig_CNCCCNCC15_rev_step16_1_7", + "tm_react/MOR41_Tb3_Charge1_UHF6_swaplig_1_newlig_OC1CCCCCN10_rev_step7_-1_7", + "tm_react/MOR27_In3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step21_1_1", + "tm_react/MOBH7_Ti3_Charge2_UHF1_swaplig_0_newlig_CNCCO4_step16_2_3", + "tm_react/MOR20_Sc3_Charge2_UHF0_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step3_2_1", + "tm_react/ROST47_Nb5_Charge0_UHF0_swaplig_0_newlig_Cl0_rev_step21_0_1", + "tm_react/MOR18_V4_Charge3_UHF1_swaplig_2_newlig_OS1ONCSc2ccccc125_step12_3_2", + "tm_react/MOR33_Al3_Charge3_UHF0_swaplig_1_newlig_OC1_step6_3_1", + "tm_react/ROST26_Ni2_Charge0_UHF2_swaplig_0_newlig_Clc1ccIcOc2ncccc1268_step19_0_3", + "tm_react/MOR40_Ti3Tm3_Charge1_UHF3_swaplig_1_newlig_CCCCO4_rev_step28_-1_4", + "tm_react/MOR28_Lu3_Charge1_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step20_1_1", + "tm_react/MOR28_Hf4_Charge2_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step9_2_1", + "tm_react/MOR11_Pb4_Charge2_UHF0_swaplig_0_newlig_c1cccnc1c1ccccn1411_step32_2_1", + "tm_react/MOR12_Nd3_Charge3_UHF3_swaplig_1_newlig_CCPCCCC2_rev_step2_3_4", + "tm_react/ROST29_Hf4_Charge1_UHF0_swaplig_0_newlig_NCNCN0_rev_step7_1_1", + "tm_react/MOBH24_W4_Charge3_UHF2_swaplig_1_newlig_CSCO3_rev_step11_3_3", + "tm_react/MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_CPCCCPCC15_step6_0_1", + "tm_react/MOR3_Sr2_Charge2_UHF0_swaplig_0_newlig_CCOCC2_rev_step4_2_1", + "tm_react/MOBH34_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_rev_step10_2_4", + "tm_react/MOBH4_Lu3_Charge1_UHF0_swaplig_0_newlig_CH2c1ccccc10_step20_-1_1", + "tm_react/MOBH4_Ga3_Charge1_UHF0_swaplig_0_newlig_ONO2_step4_-1_1", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step6_4_1", + "tm_react/MOBH25_Zr4_Charge3_UHF0_swaplig_0_newlig_CNCNO4_step9_3_1", + "tm_react/MOBH32_Sr2_Charge1_UHF0_swaplig_0_newlig_OC1_rev_step37_-1_1", + "tm_react/MOR41_Bi3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_-1_1", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CCPCCCC2_rev_step34_4_5", + "tm_react/MOR35_Dy3_Charge3_UHF5_swaplig_1_newlig_OC1_rev_step21_3_6", + "tm_react/MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step19_2_4", + "tm_react/MOR34_Pb4_Charge4_UHF0_swaplig_0_newlig_CO1_rev_step8_4_1", + "tm_react/MOBH33_Tc4_Charge1_UHF3_swaplig_0_newlig_S1CCNC13_rev_step8_1_4", + "tm_react/ROST34_Cr3_Charge0_UHF3_swaplig_0_newlig_CSOOO4_step0_0_4", + "tm_react/ROST45_Pd4_Charge2_UHF4_swaplig_1_newlig_CCN2_rev_step7_2_5", + "tm_react/MOR23_In3_Charge2_UHF0_swaplig_0_newlig_SC1NCCN10_step6_2_1", + "tm_react/ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_N0_step17_0_1", + "tm_react/MOR28_Mn4_Charge2_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_rev_step26_2_4", + "tm_react/MOR1_Eu3_Charge3_UHF6_swaplig_1_newlig_O0_rev_step24_3_7", + "tm_react/MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_CSiCCCHSiCCC4_step2_0_4", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step38_0_1", + "tm_react/ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_CCCO3_step2_-1_6", + "tm_react/MOR29_Tc4_Charge2_UHF3_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step17_2_4", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step42_0_1", + "tm_react/MOR20_Tc4_Charge3_UHF3_swaplig_2_newlig_CSiCCCC5_step0_3_4", + "tm_react/MOR18_Lu3_Charge2_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step2_2_1", + "tm_react/ROST45_Mo4_Charge2_UHF2_swaplig_0_newlig_FTeFFFFO6_rev_step0_2_3", + "tm_react/ROST31_Cu2_Charge2_UHF1_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step12_-2_2", + "tm_react/MOBH29_Sn4_Charge1_UHF0_swaplig_0_newlig_F0_rev_step17_1_1", + "tm_react/MOBH33_Re4_Charge1_UHF3_swaplig_2_newlig_NCNCN0_step8_1_4", + "tm_react/ROST31_Sc3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step12_-1_1", + "tm_react/MOR10_Sc3_Charge2_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_step10_2_1", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Sec1ccccc10_step45_0_4", + "tm_react/MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step3_0_3", + "tm_react/MOBH28_W4_Charge3_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step25_3_3", + "tm_react/MOR13_Ir3_Charge2_UHF4_swaplig_0_newlig_Nc1cccc2cccnc1209_step4_2_5", + "tm_react/MOR5_Os4_Charge3_UHF4_swaplig_2_newlig_CNCCN4_rev_step5_3_5", + "tm_react/MOBH9_Sc3_Charge1_UHF0_swaplig_0_newlig_O0_step4_-1_1", + "tm_react/MOR41_Au3_Charge1_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step9_-1_3", + "tm_react/MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_CH30_step5_0_3", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_step73_2_4", + "tm_react/MOR40_Nd3Pt4_Charge0_UHF7_swaplig_0_newlig_FCFFCOO6_step9_0_8", + "tm_react/MOR12_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_step21_2_1", + "tm_react/MOR41_Rh3_Charge1_UHF4_swaplig_0_newlig_ClCH21_step15_-1_5", + "tm_react/MOR9_Eu3_Charge2_UHF6_swaplig_0_newlig_COPOCOC2_step26_2_7", + "tm_react/ROST41_Y3_Charge1_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step32_1_1", + "tm_react/ROST14_Sn2_Charge1_UHF0_swaplig_2_newlig_NCNS3_rev_step10_-1_1", + "tm_react/ROST14_Tl3_Charge0_UHF0_swaplig_0_newlig_CC1COBOC1CC4_rev_step13_0_1", + "tm_react/MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step16_0_1", + "tm_react/MOBH24_Pd4_Charge3_UHF4_swaplig_1_newlig_CPCC1_step1_3_5", + "tm_react/MOR1_Sm3_Charge3_UHF5_swaplig_0_newlig_CNCCCO5_rev_step14_3_6", + "tm_react/MOR3_Ca2_Charge2_UHF0_swaplig_0_newlig_OC1_rev_step11_2_1", + "tm_react/ROST15_Sc3_Charge0_UHF0_swaplig_1_newlig_O0_step13_0_1", + "tm_react/MOBH35_Pd2_Charge2_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step3_2_3", + "tm_react/MOR33_Tl3_Charge3_UHF0_swaplig_1_newlig_Cc1ccncc14_step0_3_1", + "tm_react/ROST32_Re4_Charge2_UHF3_swaplig_0_newlig_I0_rev_step0_-2_4", + "tm_react/ROST5_Ti3_Charge3_UHF1_swaplig_0_newlig_CPCc1ccccc1PCC19_step12_3_2", + "tm_react/MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step14_0_1", + "tm_react/ROST24_Sr2_Charge2_UHF0_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step16_2_1", + "tm_react/ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CN1CCNC14_step4_1_1", + "tm_react/ROST34_Ir4_Charge1_UHF5_swaplig_0_newlig_Oc1ccccc1COO9_rev_step41_1_6", + "tm_react/ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step28_0_1", + "tm_react/MOBH29_Pm3_Charge0_UHF4_swaplig_1_newlig_COCO2_rev_step6_0_5", + "tm_react/MOBH9_Fe3_Charge1_UHF5_swaplig_0_newlig_NCOc1cccnc17_step0_-1_6", + "tm_react/ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_OC1NSOOc2ccccc122_step4_-2_5", + "tm_react/MOR11_Mo4_Charge2_UHF2_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step17_2_3", + "tm_react/ROST59_Eu3_Charge1_UHF6_swaplig_3_newlig_FCFF1_rev_step2_-1_7", + "tm_react/MOBH28_V2_Charge1_UHF3_swaplig_0_newlig_c1ccccc13_rev_step37_1_4", + "tm_react/MOBH32_Cd2_Charge1_UHF0_swaplig_0_newlig_NCc1ccncc15_rev_step4_-1_1", + "tm_react/MOR30_Pd2_Charge0_UHF2_swaplig_0_newlig_OCO2_step15_0_3", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_step16_2_4", + "tm_react/MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step8_2_5", + "tm_react/MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_CNCCN4_rev_step2_1_1", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_ClCH21_rev_step24_1_2", + "tm_react/MOBH31_Os4_Charge2_UHF4_swaplig_0_newlig_ONOO3_rev_step15_2_5", + "tm_react/MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_2_4", + "tm_react/MOR28_Bi3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step14_1_1", + "tm_react/ROST59_Tm3_Charge1_UHF2_swaplig_2_newlig_Fc1cFcFcOcFc1F7_rev_step1_-1_3", + "tm_react/ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step11_-1_1", + "tm_react/MOR23_Ru3_Charge2_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step4_2_6", + "tm_react/MOR34_W4_Charge4_UHF2_swaplig_0_newlig_CNCCONCC4_step5_4_3", + "tm_react/ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_CPCc1ccccc11_step5_0_5", + "tm_react/ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_BH2n1cccn1n1cccn1510_rev_step26_0_1", + "tm_react/MOBH29_In3_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step13_0_1", + "tm_react/MOBH5_Lu3_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step5_2_1", + "tm_react/MOR27_Mn4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step41_2_4", + "tm_react/ROST59_Co3_Charge1_UHF4_swaplig_4_newlig_CSiCC1_step9_-1_5", + "tm_react/MOR5_Cr3_Charge2_UHF3_swaplig_1_newlig_O0_rev_step43_2_4", + "tm_react/MOBH35_Ti2_Charge2_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_rev_step9_2_3", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_NCNCN0_step3_0_3", + "tm_react/MOR31_Sn4_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step8_2_1", + "tm_react/ROST1_Rh3_Charge0_UHF4_swaplig_0_newlig_CSiCCO4_step1_0_5", + "tm_react/ROST29_Gd3_Charge0_UHF7_swaplig_0_newlig_NC1_step18_0_8", + "tm_react/MOR5_Lu3_Charge2_UHF0_swaplig_1_newlig_Cc1ccncc14_step5_2_1", + "tm_react/MOR26_Co3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_rev_step8_1_5", + "tm_react/MOBH29_La3_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step2_0_1", + "tm_react/MOBH12_Mo4_Charge0_UHF2_swaplig_0_newlig_O1BOc2ccccc121_rev_step11_0_3", + "tm_react/MOR6_Au3_Charge3_UHF2_swaplig_0_newlig_CN1CCNC1S6_rev_step0_3_3", + "tm_react/MOR5_Gd3_Charge2_UHF7_swaplig_1_newlig_CNHCCc1ccccc19_rev_step6_2_8", + "tm_react/MOBH13_Mo4_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step5_2_3", + "tm_react/ROST34_Co3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step22_0_5", + "tm_react/MOR31_Cu2_Charge0_UHF1_swaplig_0_newlig_CSiCCCC5_step18_0_2", + "tm_react/MOBH17_Sn4_Charge4_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_rev_step14_4_1", + "tm_react/MOBH15_Ti3_Charge0_UHF1_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step4_0_2", + "tm_react/ROST41_Sc3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step27_1_1", + "tm_react/ROST22_Ru4_Charge1_UHF4_swaplig_0_newlig_SC1NCCCC10_step9_1_5", + "tm_react/MOBH13_La3_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_step13_1_1", + "tm_react/MOR39_Au3Au3_Charge4_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step3_4_5", + "tm_react/MOR39_Ga3Bi3_Charge4_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step17_4_1", + "tm_react/MOBH32_Ca2_Charge1_UHF0_swaplig_0_newlig_Nc1ccccc10_rev_step0_-1_1", + "tm_react/MOR20_Au3_Charge2_UHF2_swaplig_1_newlig_CSCO3_rev_step1_2_3", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFFCOO6_step45_0_1", + "tm_react/MOR2_Mn2_Charge2_UHF5_swaplig_0_newlig_O0_rev_step3_2_6", + "tm_react/MOR20_W4_Charge3_UHF2_swaplig_0_newlig_Nc1ccccn16_step42_3_3", + "tm_react/MOR19_Pm3_Charge2_UHF4_swaplig_1_newlig_CO1_step5_2_5", + "tm_react/MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccc10_step3_2_1", + "tm_react/MOR5_Au3_Charge2_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step15_2_3", + "tm_react/MOBH34_Hg2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step9_0_1", + "tm_react/MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccccc14_step30_1_3", + "tm_react/MOR20_Ir4_Charge3_UHF5_swaplig_2_newlig_OClOOO4_step23_3_6", + "tm_react/MOR41_Cr3_Charge1_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_rev_step19_-1_4", + "tm_react/ROST13_Sn2_Charge0_UHF0_swaplig_1_newlig_S1CCNC13_step5_0_1", + "tm_react/MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_CCOPOCCOCC3_rev_step11_-1_1", + "tm_react/MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_FCFCFFF1_step23_0_4", + "tm_react/MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_2_6", + "tm_react/MOR24_Sc3_Charge1_UHF0_swaplig_1_newlig_CSCO3_rev_step0_-1_1", + "tm_react/MOR16_Sn4_Charge2_UHF0_swaplig_2_newlig_OS1ONCOc2ccccc125_step7_-2_1", + "tm_react/ROST26_Bi3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_step7_1_1", + "tm_react/MOBH14_Pr3_Charge2_UHF2_swaplig_0_newlig_CCNCSNCC4_step7_2_4", + "tm_react/ROST45_W4_Charge2_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step5_2_3", + "tm_react/MOR11_Cr2_Charge0_UHF4_swaplig_2_newlig_OC1NSOOc2ccccc122_step7_0_5", + "tm_react/MOR28_Nd3_Charge1_UHF3_swaplig_0_newlig_F0_step0_1_4", + "tm_react/ROST59_Mn4_Charge0_UHF3_swaplig_3_newlig_FCFFSOOO7_rev_step2_0_4", + "tm_react/MOR27_Tl3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step22_1_1", + "tm_react/MOR5_Ni2_Charge1_UHF2_swaplig_2_newlig_NH3CCOO4_rev_step41_1_3", + "tm_react/MOBH29_Pd4_Charge1_UHF4_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step2_1_5", + "tm_react/MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_rev_step38_2_6", + "tm_react/MOR1_Cd2_Charge2_UHF0_swaplig_1_newlig_NCNO3_rev_step2_2_1", + "tm_react/MOBH35_Hg2_Charge2_UHF0_swaplig_0_newlig_CCO1_rev_step7_2_1", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step63_2_5", + "tm_react/ROST41_Pt2_Charge0_UHF2_swaplig_0_newlig_c1cccnc1c1ccccn1411_step25_0_3", + "tm_react/ROST34_La3_Charge0_UHF0_swaplig_0_newlig_CCCCO4_rev_step36_0_1", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step4_2_3", + "tm_react/MOBH35_Pt4_Charge4_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step18_4_5", + "tm_react/MOR29_Mn2_Charge0_UHF5_swaplig_0_newlig_Sc1ccccc10_step35_0_6", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_CCCCPNCCCCCCCC5_step16_2_4", + "tm_react/MOR14_Pd2_Charge0_UHF2_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step10_0_3", + "tm_react/MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_NCNO3_rev_step1_1_3", + "tm_react/MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_OC1CCCON16_step5_0_1", + "tm_react/MOR20_Mn3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step7_2_5", + "tm_react/ROST31_Ir3_Charge1_UHF4_swaplig_0_newlig_CNCCc1ccccc19_step20_-1_5", + "tm_react/ROST41_Mg2_Charge0_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step52_0_1", + "tm_react/MOBH10_K1Nb5_Charge2_UHF0_swaplig_1_newlig_F0_step1_2_1", + "tm_react/MOBH8_Tm3_Charge1_UHF2_swaplig_0_newlig_CNCCSNCC4_rev_step5_-1_3", + "tm_react/ROST29_Sn2_Charge1_UHF0_swaplig_0_newlig_CCO1_step20_-1_1", + "tm_react/ROST15_Ce3_Charge0_UHF1_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step35_0_2", + "tm_react/MOR35_Gd3_Charge3_UHF7_swaplig_1_newlig_CN1CCNCC1Se7_rev_step28_3_8", + "tm_react/MOBH34_Mo4_Charge2_UHF2_swaplig_0_newlig_CSOOO4_step17_2_3", + "tm_react/MOBH4_Pr3_Charge1_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step2_-1_3", + "tm_react/MOR35_Pm3_Charge3_UHF4_swaplig_0_newlig_CNCCONCC4_rev_step24_3_5", + "tm_react/MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step39_2_1", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_ONOO3_rev_step19_-2_1", + "tm_react/MOR3_Eu2_Charge2_UHF7_swaplig_0_newlig_CN1CCNC14_rev_step9_2_8", + "tm_react/MOR5_Y3_Charge2_UHF0_swaplig_2_newlig_CCCN3_rev_step34_2_1", + "tm_react/MOBH33_Eu2_Charge1_UHF7_swaplig_2_newlig_CNCCc1ccccc19_rev_step30_-1_8", + "tm_react/MOR6_V2_Charge2_UHF3_swaplig_0_newlig_CPCc1ccccc11_rev_step9_2_4", + "tm_react/MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step6_2_1", + "tm_react/MOBH33_Sr2_Charge1_UHF0_swaplig_2_newlig_CCOCFFFCFFF2_rev_step9_-1_1", + "tm_react/ROST45_W4_Charge2_UHF2_swaplig_1_newlig_CCO2_rev_step6_2_3", + "tm_react/MOR18_Ho3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step0_2_5", + "tm_react/MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_Clc1ccccc1CH27_step27_1_5", + "tm_react/MOBH28_Ni2_Charge1_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step17_1_3", + "tm_react/MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_OC1CCCCCN10_rev_step24_2_6", + "tm_react/MOR39_Bi3Au3_Charge4_UHF2_swaplig_0_newlig_CCO2_step8_4_3", + "tm_react/ROST31_Yb3_Charge1_UHF1_swaplig_0_newlig_SCN2_step9_-1_2", + "tm_react/ROST59_Cr3_Charge1_UHF3_swaplig_2_newlig_CCc1ccccc10_rev_step8_-1_4", + "tm_react/MOR7_Tc4_Charge4_UHF3_swaplig_0_newlig_NCOc1ccncc16_rev_step12_4_4", + "tm_react/MOR27_Bi3_Charge1_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step27_1_1", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step30_2_5", + "tm_react/MOR23_Tm3_Charge2_UHF2_swaplig_2_newlig_Clc1ccClcClcClc1Cl2_rev_step19_2_3", + "tm_react/ROST34_Lu3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step38_0_1", + "tm_react/MOBH12_Tc4_Charge0_UHF3_swaplig_0_newlig_FCFFCOO6_step3_0_4", + "tm_react/MOBH24_Hf4_Charge3_UHF0_swaplig_1_newlig_CNCCN4_step10_3_1", + "tm_react/ROST26_Co3_Charge1_UHF4_swaplig_1_newlig_NC1_rev_step7_1_5", + "tm_react/ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CNCCCO5_step8_2_6", + "tm_react/MOR19_Cr3_Charge2_UHF3_swaplig_1_newlig_OC1_step17_2_4", + "tm_react/ROST15_Co2_Charge1_UHF3_swaplig_1_newlig_CPCCO4_rev_step18_-1_4", + "tm_react/MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCC1_rev_step32_2_6", + "tm_react/ROST14_Hg2_Charge1_UHF0_swaplig_1_newlig_CCOCC2_rev_step8_-1_1", + "tm_react/MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step6_4_5", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_CNCCc1ccccc19_rev_step24_0_3", + "tm_react/MOBH29_Ti3_Charge0_UHF1_swaplig_0_newlig_Cl0_rev_step10_0_2", + "tm_react/ROST13_Dy3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step17_1_6", + "tm_react/MOBH33_Os4_Charge1_UHF4_swaplig_1_newlig_CNCSNC3_rev_step3_1_5", + "tm_react/ROST29_Zr4_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step6_1_1", + "tm_react/MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_Br0_step1_2_1", + "tm_react/MOR12_Mg2_Charge2_UHF0_swaplig_0_newlig_NCNS3_step16_2_1", + "tm_react/MOBH32_Cu2_Charge1_UHF1_swaplig_0_newlig_OC1_step21_-1_2", + "tm_react/MOR10_Dy3_Charge2_UHF5_swaplig_0_newlig_CPCCO4_step9_2_6", + "tm_react/ROST29_Cu2_Charge1_UHF1_swaplig_0_newlig_Oc1ccccc1COO9_step7_-1_2", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step7_0_4", + "tm_react/ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step17_-1_1", + "tm_react/ROST40_Be2_Charge0_UHF0_swaplig_0_newlig_COCCOC14_step13_0_1", + "tm_react/ROST22_W4_Charge1_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step9_1_3", + "tm_react/MOBH28_Ho3_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step14_2_5", + "tm_react/MOR23_In3_Charge2_UHF0_swaplig_2_newlig_Brc1ccccc1COO9_rev_step15_2_1", + "tm_react/MOR20_Eu3_Charge2_UHF6_swaplig_1_newlig_NC1Nc2ccccc2S12_step12_2_7", + "tm_react/MOR9_Pm3_Charge2_UHF4_swaplig_1_newlig_OCOc1ccccc1NOONOO2_step9_2_5", + "tm_react/MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step19_0_1", + "tm_react/MOBH17_Sn2_Charge2_UHF0_swaplig_0_newlig_CNCNO4_rev_step14_2_1", + "tm_react/MOBH32_Pt2_Charge1_UHF2_swaplig_0_newlig_CNCCN4_rev_step1_-1_3", + "tm_react/MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step12_1_1", + "tm_react/ROST31_Bi3_Charge1_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step15_-1_1", + "tm_react/MOR30_Sr2_Charge0_UHF0_swaplig_0_newlig_ONO2_step2_0_1", + "tm_react/MOBH28_Ga3_Charge2_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step15_2_1", + "tm_react/ROST34_Pd4_Charge1_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step6_1_5", + "tm_react/MOBH13_Re4_Charge2_UHF3_swaplig_1_newlig_FTeFFFFO6_rev_step9_2_4", + "tm_react/MOR20_Pd4_Charge3_UHF4_swaplig_0_newlig_N1CCCN14_rev_step6_3_5", + "tm_react/MOBH3_Hf4_Charge0_UHF0_swaplig_0_newlig_CSiCCO4_step1_0_1", + "tm_react/MOR11_Mg2_Charge0_UHF0_swaplig_2_newlig_Cc1ccCccc1NCCCC8_step12_0_1", + "tm_react/MOR11_Mn2_Charge0_UHF5_swaplig_1_newlig_CH30_step1_0_6", + "tm_react/MOBH23_Hf4_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_rev_step4_1_1", + "tm_react/ROST14_Lu3_Charge0_UHF0_swaplig_2_newlig_N1CNc2ccccc122_step18_0_1", + "tm_react/MOBH30_Pb2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC46_step19_0_1", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step22_2_3", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step33_2_5", + "tm_react/MOR28_Er3_Charge1_UHF3_swaplig_0_newlig_CCC1CCCONCONC1O10_step27_1_4", + "tm_react/MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_c1ccncc13_rev_step3_-1_1", + "tm_react/MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_1_newlig_CSiCCO4_step9_2_2", + "tm_react/MOBH33_Hg2_Charge1_UHF0_swaplig_1_newlig_CCNO3_rev_step25_-1_1", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_SCN0_step66_0_1", + "tm_react/MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_rev_step10_4_5", + "tm_react/MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step11_3_2", + "tm_react/MOR11_W4_Charge2_UHF2_swaplig_1_newlig_OCN2_step2_2_3", + "tm_react/MOR6_Sn2_Charge2_UHF0_swaplig_1_newlig_OC1_rev_step3_2_1", + "tm_react/MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step7_-1_1", + "tm_react/ROST14_Ca2_Charge1_UHF0_swaplig_1_newlig_SC1NCCCC10_rev_step10_-1_1", + "tm_react/MOBH24_Ir4_Charge3_UHF5_swaplig_1_newlig_NCNS3_step5_3_6", + "tm_react/ROST14_V2_Charge1_UHF3_swaplig_2_newlig_C1N2CN3CN1CPC2C37_rev_step11_-1_4", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_step55_0_3", + "tm_react/MOR40_Nd3Ti2_Charge2_UHF5_swaplig_1_newlig_CCCCOSiOOCCCCOCCCC6_rev_step8_-2_6", + "tm_react/ROST40_Sc3_Charge1_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_step13_1_1", + "tm_react/MOBH23_Pd4_Charge1_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step17_1_5", + "tm_react/MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_CH30_step16_2_1", + "tm_react/MOBH24_Ti2_Charge1_UHF2_swaplig_0_newlig_CN1CCNC1S6_step1_1_3", + "tm_react/MOBH5_Cr2_Charge1_UHF4_swaplig_0_newlig_CCOPOCCOCC3_step7_1_5", + "tm_react/MOBH9_Ga3_Charge1_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step18_-1_1", + "tm_react/MOBH26_Pd4_Charge2_UHF4_swaplig_3_newlig_CCOO3_step14_2_5", + "tm_react/MOR27_Ce4_Charge2_UHF0_swaplig_0_newlig_OCO2_step44_2_1", + "tm_react/MOR20_Cr3_Charge2_UHF3_swaplig_2_newlig_Tec1ccccc10_step7_2_4", + "tm_react/MOR5_Cr3_Charge2_UHF3_swaplig_1_newlig_SC1NCCN10_rev_step12_2_4", + "tm_react/MOBH33_Pd4_Charge1_UHF4_swaplig_1_newlig_Nc1ccccn16_rev_step13_1_5", + "tm_react/MOR1_Pb2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step6_2_1", + "tm_react/MOBH23_Ti4_Charge1_UHF0_swaplig_0_newlig_CCCO3_step6_1_1", + "tm_react/MOBH9_Sc3_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step15_-1_1", + "tm_react/MOR5_Al3_Charge2_UHF0_swaplig_0_newlig_COPOCOC2_step6_2_1", + "tm_react/MOBH34_Pb4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step6_2_1", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step0_0_1", + "tm_react/MOR21_Y3_Charge2_UHF0_swaplig_0_newlig_Cc1ccccCc1N28_step22_-2_1", + "tm_react/MOBH31_Be2_Charge0_UHF0_swaplig_0_newlig_OClOOO4_rev_step18_0_1", + "tm_react/MOR21_Co3_Charge2_UHF4_swaplig_0_newlig_CCCCN24_rev_step17_-2_5", + "tm_react/MOR17_V3_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_step5_2_4", + "tm_react/ROST26_Fe3_Charge1_UHF5_swaplig_0_newlig_OCOc1ccccn128_step18_1_6", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step3_2_6", + "tm_react/ROST14_Ce3_Charge0_UHF1_swaplig_2_newlig_CNCCCO5_rev_step22_0_2", + "tm_react/MOBH32_Pb2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step10_-1_1", + "tm_react/MOBH33_V4_Charge1_UHF1_swaplig_1_newlig_CNCCNNCC4_rev_step10_1_2", + "tm_react/ROST37_Gd3_Charge0_UHF7_swaplig_0_newlig_FCFFCOO6_rev_step9_0_8", + "tm_react/MOR7_Pt4_Charge4_UHF4_swaplig_1_newlig_C1CCOC13_step7_4_5", + "tm_react/ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_S1CCNC13_step22_0_3", + "tm_react/MOR23a_La3_Charge2_UHF0_swaplig_0_newlig_CCOPOCCOCC3_rev_step15_2_1", + "tm_react/MOR7_Sn4_Charge4_UHF0_swaplig_1_newlig_CNHCCc1ccccc19_step8_4_1", + "tm_react/MOR18_Lu3_Charge2_UHF0_swaplig_0_newlig_CNCSNC3_rev_step9_2_1", + "tm_react/MOR37_Tc4_Charge4_UHF3_swaplig_0_newlig_CCPCCCC2_rev_step27_4_4", + "tm_react/MOR5_Ti3_Charge2_UHF1_swaplig_1_newlig_CN1CCNCC1Se7_rev_step6_2_2", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_CCCCO4_rev_step4_2_5", + "tm_react/MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_CNCCONCC4_step19_2_5", + "tm_react/MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_CCO2_rev_step6_1_5", + "tm_react/ROST34_Hf4_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_rev_step8_1_1", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Sc1ccccc10_rev_step36_2_5", + "tm_react/ROST33_Mo4_Charge1_UHF2_swaplig_0_newlig_Br0_rev_step2_-1_3", + "tm_react/ROST14_Ti3_Charge0_UHF1_swaplig_1_newlig_CCCPCCCCCC3_rev_step1_0_2", + "tm_react/ROST29_Os4_Charge1_UHF4_swaplig_0_newlig_OCN2_step20_1_5", + "tm_react/MOR18_Sm3_Charge2_UHF5_swaplig_1_newlig_CN1CCNC1S6_step1_2_6", + "tm_react/MOR19_Rh3_Charge2_UHF4_swaplig_0_newlig_C1CCOC13_step14_2_5", + "tm_react/MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_CSC1_rev_step20_0_1", + "tm_react/MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_step32_0_3", + "tm_react/MOR5_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCPCCCCCC3_rev_step5_1_8", + "tm_react/MOBH25_Zr4_Charge3_UHF0_swaplig_0_newlig_O0_step4_3_1", + "tm_react/MOR5_Mn2_Charge1_UHF5_swaplig_2_newlig_O0_rev_step29_1_6", + "tm_react/MOR20_W4_Charge3_UHF2_swaplig_2_newlig_CCO1_rev_step10_3_3", + "tm_react/ROST29_Re4_Charge1_UHF3_swaplig_0_newlig_SCN0_rev_step8_1_4", + "tm_react/ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_CNCCONCC4_rev_step11_2_4", + "tm_react/MOBH12_V4_Charge0_UHF1_swaplig_1_newlig_OC1CCCCCN10_step15_0_2", + "tm_react/ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step12_-1_3", + "tm_react/ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CNCCSNCC4_step12_2_6", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step14_0_1", + "tm_react/MOBH33_Ca2_Charge1_UHF0_swaplig_1_newlig_CPc1ccccc1c1ccccc11_rev_step9_-1_1", + "tm_react/ROST5_Ir3_Charge3_UHF4_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_rev_step1_3_5", + "tm_react/MOR22_Bi3Sc3_Charge4_UHF0_swaplig_0_newlig_ClCClClCOO6_rev_step27_4_1", + "tm_react/ROST16_Mg2_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step5_-2_1", + "tm_react/MOR20_Co3_Charge2_UHF4_swaplig_2_newlig_c1ccccc13_step18_2_5", + "tm_react/MOBH29_W4_Charge1_UHF2_swaplig_0_newlig_CSiCCCHSiCCC4_step7_1_3", + "tm_react/MOBH28_Tl3_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step28_2_1", + "tm_react/ROST33_Mn4_Charge1_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step16_-1_4", + "tm_react/ROST40_Gd3_Charge1_UHF7_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step14_1_8", + "tm_react/ROST40_Mg2_Charge0_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step7_0_1", + "tm_react/ROST16_Co2_Charge2_UHF3_swaplig_0_newlig_FCFFCOO6_rev_step10_-2_4", + "tm_react/ROST34_Ce4_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step26_1_1", + "tm_react/ROST16_Nb5_Charge1_UHF0_swaplig_0_newlig_CSOOO4_rev_step5_1_1", + "tm_react/MOR28_Pb4_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step21_2_1", + "tm_react/MOR39_Pr3Ti3_Charge4_UHF3_swaplig_0_newlig_CCCO3_rev_step30_4_4", + "tm_react/MOR29_Os4_Charge2_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step57_2_5", + "tm_react/ROST23_Sn2_Charge2_UHF0_swaplig_0_newlig_COCONN35_rev_step22_2_1", + "tm_react/MOBH31_Hg2_Charge0_UHF0_swaplig_0_newlig_CCCCH23_rev_step3_0_1", + "tm_react/MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_Sec1ccccc10_rev_step16_1_5", + "tm_react/MOBH15_Yb3_Charge0_UHF1_swaplig_0_newlig_NCNS3_step7_0_2", + "tm_react/MOR18_W4_Charge3_UHF2_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step0_3_3", + "tm_react/MOR3_V2_Charge2_UHF3_swaplig_0_newlig_O0_step3_2_4", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CCN2_step25_2_1", + "tm_react/ROST15_Mg2_Charge1_UHF0_swaplig_2_newlig_N0_step34_-1_1", + "tm_react/MOR31_Eu2_Charge0_UHF7_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step0_0_8", + "tm_react/MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_CCOPOCCOCC3_rev_step11_2_3", + "tm_react/MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step7_0_3", + "tm_react/MOR5_Bi3_Charge2_UHF0_swaplig_1_newlig_CCPCCCC2_step10_2_1", + "tm_react/MOBH12_Re4_Charge0_UHF3_swaplig_0_newlig_FTeFFFFO6_rev_step17_0_4", + "tm_react/ROST40_Ti4_Charge2_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step31_2_1", + "tm_react/MOBH23_Ce4_Charge1_UHF0_swaplig_0_newlig_N1CNc2ccccc122_step6_1_1", + "tm_react/MOBH34_V4_Charge2_UHF1_swaplig_0_newlig_ClCClCOO5_step17_2_2", + "tm_react/ROST59_V4_Charge0_UHF1_swaplig_0_newlig_CCCCH23_rev_step0_0_2", + "tm_react/MOBH5_Bi3_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_step2_2_1", + "tm_react/MOR28_Ir4_Charge2_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step19_2_6", + "tm_react/ROST35_Tl3_Charge2_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step6_-2_1", + "tm_react/ROST29_W4_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step1_1_3", + "tm_react/ROST45_W4_Charge2_UHF2_swaplig_1_newlig_CCPCCCC2_rev_step0_2_3", + "tm_react/ROST34_Pt2_Charge1_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step16_-1_3", + "tm_react/MOBH26_Cr3_Charge1_UHF3_swaplig_2_newlig_CO1_step18_1_4", + "tm_react/ROST31_Sn2_Charge2_UHF0_swaplig_0_newlig_OCO2_rev_step10_-2_1", + "tm_react/MOR19_Tc4_Charge3_UHF3_swaplig_2_newlig_O1BOc2ccccc121_step26_3_4", + "tm_react/ROST52_Dy3_Charge1_UHF5_swaplig_0_newlig_Sc1ccccc10_rev_step11_-1_6", + "tm_react/MOR28_Mo4_Charge2_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_rev_step11_2_3", + "tm_react/ROST41_Au3_Charge1_UHF2_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step39_1_3", + "tm_react/MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step20_2_5", + "tm_react/MOR1_Tm3_Charge3_UHF2_swaplig_1_newlig_N1CCNC13_rev_step7_3_3", + "tm_react/ROST34_Mo4_Charge1_UHF2_swaplig_0_newlig_CC1CCCCN16_rev_step21_1_3", + "tm_react/MOR11_Ca2_Charge0_UHF0_swaplig_1_newlig_ONOO3_rev_step45_0_1", + "tm_react/ROST26_Ti3_Charge1_UHF1_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step27_1_2", + "tm_react/MOR11_Mg2_Charge0_UHF0_swaplig_1_newlig_CSOOO4_step19_0_1", + "tm_react/MOR34_Ru4_Charge4_UHF4_swaplig_1_newlig_CCNO3_step0_4_5", + "tm_react/MOR34_Ce4_Charge4_UHF0_swaplig_1_newlig_N1CCCN14_rev_step42_4_1", + "tm_react/MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OClOOO4_step10_2_1", + "tm_react/MOR33_V4_Charge4_UHF1_swaplig_1_newlig_CPCC1_rev_step30_4_2", + "tm_react/ROST29_Ru3_Charge0_UHF5_swaplig_0_newlig_CC1CCCCN16_step5_0_6", + "tm_react/MOBH17_W4_Charge4_UHF2_swaplig_0_newlig_NCOc1cccnc17_step4_4_3", + "tm_react/ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_NCNO3_step24_0_4", + "tm_react/MOR31_V2_Charge0_UHF3_swaplig_0_newlig_CSiCCCH24_rev_step2_0_4", + "tm_react/MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_Clc1ccccc1COO9_rev_step5_1_5", + "tm_react/ROST59_W4_Charge0_UHF2_swaplig_4_newlig_FTeFFFFO6_rev_step4_0_3", + "tm_react/MOR1_Lu3_Charge3_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_step3_3_1", + "tm_react/MOR10_Tl3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step5_2_1", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_step26_2_5", + "tm_react/MOBH26_Sr2_Charge0_UHF0_swaplig_1_newlig_Nc1ccncc14_rev_step3_0_1", + "tm_react/MOR41_Ti3_Charge1_UHF1_swaplig_0_newlig_OClOOO4_step7_-1_2", + "tm_react/MOBH4_Fe3_Charge1_UHF5_swaplig_0_newlig_Br0_step0_-1_6", + "tm_react/MOR8_Lu3_Charge2_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step3_2_1", + "tm_react/ROST45_Hf4_Charge2_UHF0_swaplig_1_newlig_NH3CCOO4_rev_step15_2_1", + "tm_react/MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_NC1_rev_step8_1_5", + "tm_react/ROST53_Pd4_Charge0_UHF4_swaplig_0_newlig_CCc1ccccc10_rev_step4_0_5", + "tm_react/MOBH35_Ni2_Charge2_UHF2_swaplig_0_newlig_CH2c1ccccc10_step4_2_3", + "tm_react/ROST13_Rh3_Charge1_UHF4_swaplig_0_newlig_CNCCCNCC15_rev_step8_1_5", + "tm_react/ROST29_Gd3_Charge0_UHF7_swaplig_0_newlig_O1BOc2ccccc121_rev_step9_0_8", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step25_2_5", + "tm_react/MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_rev_step8_2_4", + "tm_react/MOR23a_Ga3_Charge2_UHF0_swaplig_2_newlig_OC1CCCON16_rev_step1_2_1", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_1_newlig_Cc1ccccc1SOOO10_step5_-2_1", + "tm_react/MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step48_2_1", + "tm_react/MOBH31_Cd2_Charge0_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step11_0_1", + "tm_react/MOR5_Eu2_Charge1_UHF7_swaplig_0_newlig_CCCN3_step4_1_8", + "tm_react/MOBH24_Ba2_Charge1_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step5_1_1", + "tm_react/ROST15_Mn3_Charge0_UHF4_swaplig_0_newlig_ONO2_step29_0_5", + "tm_react/MOBH8_Co2_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_rev_step0_-2_4", + "tm_react/ROST41_Pr3_Charge1_UHF2_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step18_1_3", + "tm_react/ROST34_Cd2_Charge1_UHF0_swaplig_0_newlig_FCFFCOCFFFCFFF5_step3_-1_1", + "tm_react/MOR26_Rh3_Charge1_UHF4_swaplig_0_newlig_NC1_step26_1_5", + "tm_react/MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_COPOCOC2_step27_4_1", + "tm_react/ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step5_2_4", + "tm_react/ROST13_Ca2_Charge0_UHF0_swaplig_1_newlig_Clc1cccnc15_step29_0_1", + "tm_react/ROST34_Ti3_Charge0_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step36_0_2", + "tm_react/ROST15_Ti3_Charge0_UHF1_swaplig_2_newlig_C1CCOC13_rev_step4_0_2", + "tm_react/MOR5_Sn2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step27_1_1", + "tm_react/MOBH34_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step17_2_1", + "tm_react/MOR28_Pr3_Charge1_UHF2_swaplig_0_newlig_CCOO3_step23_1_3", + "tm_react/MOR40_Bi3Au3_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step14_-1_3", + "tm_react/MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step14_0_1", + "tm_react/MOBH4_Hg2_Charge2_UHF0_swaplig_0_newlig_F0_step13_-2_1", + "tm_react/MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_N1CCNC13_rev_step3_1_5", + "tm_react/MOR5_Sr2_Charge1_UHF0_swaplig_1_newlig_CPc1ccccc1c1ccccc11_step10_1_1", + "tm_react/MOBH35_Co2_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step5_2_4", + "tm_react/MOR31_Pb2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step11_0_1", + "tm_react/MOBH15_Ir3_Charge0_UHF4_swaplig_0_newlig_NN1NCNN14_rev_step8_0_5", + "tm_react/MOR11_Pt2_Charge0_UHF2_swaplig_2_newlig_c1ccccc13_rev_step12_0_3", + "tm_react/MOBH17_Pb4_Charge4_UHF0_swaplig_0_newlig_Clc1cccnc15_step8_4_1", + "tm_react/ROST20_Ce4_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_step5_2_1", + "tm_react/MOBH13_Nd3_Charge1_UHF3_swaplig_0_newlig_CNCCCO5_rev_step6_1_4", + "tm_react/MOR11_Ru4_Charge2_UHF4_swaplig_1_newlig_FBFFF0_step12_2_5", + "tm_react/MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_step10_2_1", + "tm_react/MOBH28_Pd2_Charge1_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step6_1_3", + "tm_react/ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step1_-2_5", + "tm_react/MOBH33_W4_Charge1_UHF2_swaplig_0_newlig_Brc1cccnc15_step12_1_3", + "tm_react/MOBH14_Yb3_Charge2_UHF1_swaplig_1_newlig_NCNCN0_step9_2_3", + "tm_react/MOR26_Sc3_Charge1_UHF0_swaplig_0_newlig_CO1_rev_step3_1_1", + "tm_react/MOBH15_Nd3_Charge0_UHF3_swaplig_0_newlig_S1CCNC13_step9_0_4", + "tm_react/MOR1_Tm3_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_rev_step10_3_3", + "tm_react/MOR2_Eu2_Charge2_UHF7_swaplig_1_newlig_CCN2_rev_step21_2_8", + "tm_react/MOR2_In3_Charge3_UHF0_swaplig_1_newlig_C1CCOC13_rev_step15_3_1", + "tm_react/ROST52_Ga3_Charge1_UHF0_swaplig_1_newlig_I0_step2_-1_1", + "tm_react/MOR31_Ba2_Charge0_UHF0_swaplig_0_newlig_CSiCCO4_step19_0_1", + "tm_react/ROST40_Mg2_Charge0_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step1_0_1", + "tm_react/MOR7_Pb4_Charge4_UHF0_swaplig_1_newlig_N1CCCN14_step7_4_1", + "tm_react/MOR23a_Cr3_Charge2_UHF3_swaplig_1_newlig_CN1CCCNC1ON5_rev_step13_2_4", + "tm_react/ROST13_Yb3_Charge1_UHF1_swaplig_1_newlig_CCNO3_rev_step9_1_2", + "tm_react/ROST22_Pb4_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step1_1_1", + "tm_react/ROST14_Ga3_Charge0_UHF0_swaplig_1_newlig_OC1CCCCCN10_step11_0_1", + "tm_react/ROST53_V4_Charge0_UHF1_swaplig_0_newlig_CCO1_rev_step9_0_2", + "tm_react/MOR35_Pt4_Charge4_UHF4_swaplig_0_newlig_CN1CCNCC1Se7_rev_step4_4_5", + "tm_react/MOBH12_Pd4_Charge0_UHF4_swaplig_2_newlig_OSOOO3_step10_0_5", + "tm_react/MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_SeCN2_step9_0_5", + "tm_react/MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_ONOO3_rev_step14_0_3", + "tm_react/MOBH34_Cu2_Charge0_UHF1_swaplig_0_newlig_CCCCO4_step18_0_2", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_CSOOO4_step14_-2_1", + "tm_react/MOR12_Pb2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step13_2_1", + "tm_react/MOR1_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step7_3_6", + "tm_react/MOBH24_Ti4_Charge3_UHF0_swaplig_1_newlig_CNCSNC3_step7_3_1", + "tm_react/ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_NCNS3_step33_0_6", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_CNCCNNCC4_rev_step5_0_1", + "tm_react/ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_OCOc1ccccc12_step20_0_5", + "tm_react/MOR40_Mn3W4_Charge0_UHF6_swaplig_1_newlig_CSiCCCH24_step9_0_7", + "tm_react/MOBH24_Cd2_Charge1_UHF0_swaplig_0_newlig_NCc1cccnc16_step19_1_1", + "tm_react/MOBH15_Er3_Charge0_UHF3_swaplig_0_newlig_OC1_step8_0_4", + "tm_react/MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step9_0_1", + "tm_react/MOBH33_Sn4_Charge1_UHF0_swaplig_2_newlig_BH3CN2_rev_step4_1_1", + "tm_react/MOR35_Ir4_Charge4_UHF5_swaplig_0_newlig_CN1CCCNC1ON5_step13_4_6", + "tm_react/MOR2_Cr3_Charge3_UHF3_swaplig_0_newlig_SC1NCCCN10_rev_step20_3_4", + "tm_react/MOR33_Ga3_Charge3_UHF0_swaplig_1_newlig_CNCCN4_step12_3_1", + "tm_react/MOR35_Ir4_Charge4_UHF5_swaplig_1_newlig_SC1NCCCN10_rev_step0_4_6", + "tm_react/MOR27_Re4_Charge2_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step52_2_4", + "tm_react/MOBH33_V4_Charge1_UHF1_swaplig_0_newlig_CO1_step4_1_2", + "tm_react/MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step16_2_1", + "tm_react/MOR28_Rh3_Charge1_UHF4_swaplig_0_newlig_O1BOc2ccccc121_rev_step25_1_5", + "tm_react/MOBH25_V2_Charge1_UHF3_swaplig_0_newlig_CN1CCNC14_step3_1_4", + "tm_react/MOR41_Mo4_Charge0_UHF2_swaplig_0_newlig_OCO2_step13_0_3", + "tm_react/ROST15_Tl3_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_step6_0_1", + "tm_react/MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_CSiCCCH24_rev_step24_0_1", + "tm_react/MOBH33_Be2_Charge1_UHF0_swaplig_2_newlig_CSiCCCC5_rev_step8_-1_1", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_F0_rev_step5_2_1", + "tm_react/MOBH31_Hg2_Charge0_UHF0_swaplig_0_newlig_Fc1ccFcFcFc1F2_step9_0_1", + "tm_react/ROST14_Tm3_Charge0_UHF2_swaplig_2_newlig_C1N2CN3CN1CNC2C31_step7_0_3", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CO1_step11_4_1", + "tm_react/MOR33_Pm3_Charge3_UHF4_swaplig_1_newlig_S1CCNC13_step16_3_5", + "tm_react/MOR28_W4_Charge2_UHF2_swaplig_0_newlig_CSOOO4_step12_2_3", + "tm_react/MOBH13_Zr4_Charge2_UHF0_swaplig_1_newlig_OClOOO4_step34_2_1", + "tm_react/ROST15_Nd3_Charge0_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step14_0_4", + "tm_react/MOR28_Au3_Charge1_UHF2_swaplig_0_newlig_Fc1ccccc14_rev_step20_1_3", + "tm_react/ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CNCSNC3_step14_1_1", + "tm_react/MOR27_Ti3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step5_1_2", + "tm_react/ROST32_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step14_-2_1", + "tm_react/MOBH26_Hf4_Charge2_UHF0_swaplig_3_newlig_FBFFF0_step21_2_1", + "tm_react/MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_Br0_step3_0_1", + "tm_react/MOBH24_Be2_Charge1_UHF0_swaplig_1_newlig_CCN2_rev_step0_1_1", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step11_0_1", + "tm_react/MOR26_Ir3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step2_1_5", + "tm_react/MOR26_Sc3_Charge1_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step15_1_1", + "tm_react/MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step18_2_5", + "tm_react/MOR35_Os4_Charge4_UHF4_swaplig_0_newlig_CSCO1_step7_4_5", + "tm_react/MOR33_Nd3_Charge3_UHF3_swaplig_0_newlig_COPOCOC2_step34_3_4", + "tm_react/ROST31_Co3_Charge1_UHF4_swaplig_0_newlig_FBFFF0_step15_-1_5", + "tm_react/MOR11_Fe2_Charge0_UHF4_swaplig_1_newlig_FTeFFFFO6_rev_step2_0_5", + "tm_react/MOBH26_Tb3_Charge1_UHF6_swaplig_1_newlig_CO1_step5_1_7", + "tm_react/MOR11_Mg2_Charge0_UHF0_swaplig_2_newlig_Clc1ccClcClcClc1Cl2_rev_step12_0_1", + "tm_react/MOR7_Pb4_Charge4_UHF0_swaplig_2_newlig_Nc1ccccn16_step1_4_1", + "tm_react/MOR7_Mo4_Charge4_UHF2_swaplig_1_newlig_NCNO3_step6_4_3", + "tm_react/MOBH27_Os4_Charge3_UHF4_swaplig_1_newlig_CSCO1_step2_3_6", + "tm_react/MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_CPCC1_step14_3_1", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_Cl0_step14_0_1", + "tm_react/MOBH4_Hf4_Charge0_UHF0_swaplig_0_newlig_NCNCN0_step12_0_1", + "tm_react/MOBH33_Ce4_Charge1_UHF0_swaplig_2_newlig_ClCH21_rev_step13_1_1", + "tm_react/ROST22_Re4_Charge1_UHF3_swaplig_0_newlig_CPCC1_step4_1_4", + "tm_react/MOR28_Mn3_Charge1_UHF4_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step17_1_5", + "tm_react/MOR41_Re4_Charge0_UHF3_swaplig_0_newlig_Fc1ccccc14_step6_0_4", + "tm_react/MOR35_Sn4_Charge4_UHF0_swaplig_1_newlig_N0_step19_4_1", + "tm_react/ROST13_Cu2_Charge0_UHF1_swaplig_1_newlig_NCc1ccncc15_step7_0_2", + "tm_react/MOR1_Zn2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step5_2_1", + "tm_react/MOR28_Er3_Charge1_UHF3_swaplig_0_newlig_I0_step0_1_4", + "tm_react/MOBH31_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step4_2_4", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_step3_2_5", + "tm_react/MOR8_Al3_Charge2_UHF0_swaplig_2_newlig_CCO2_step6_2_1", + "tm_react/MOR30_Ti2_Charge0_UHF2_swaplig_0_newlig_Clc1ccccc1COO9_rev_step4_0_3", + "tm_react/MOR5_Pt2_Charge1_UHF2_swaplig_2_newlig_CCCO3_step4_1_3", + "tm_react/MOR27_Hf4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step15_2_1", + "tm_react/MOBH23_Pb4_Charge1_UHF0_swaplig_0_newlig_CNCCSNCC4_step20_1_1", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step15_0_1", + "tm_react/ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step29_0_4", + "tm_react/MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_CH30_rev_step9_2_4", + "tm_react/ROST14_Ga3_Charge0_UHF0_swaplig_2_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step9_0_1", + "tm_react/MOR14_Cu2_Charge0_UHF1_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step60_0_2", + "tm_react/MOBH29_Mn3_Charge0_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step2_0_5", + "tm_react/ROST14_Co2_Charge1_UHF3_swaplig_0_newlig_CCCO3_rev_step19_-1_4", + "tm_react/MOR16_Pt4_Charge2_UHF4_swaplig_2_newlig_CSiCCCHSiCCC4_rev_step9_-2_5", + "tm_react/MOR12_Fe3_Charge3_UHF5_swaplig_1_newlig_N1CCCN14_step21_3_6", + "tm_react/MOBH28_Co3_Charge2_UHF4_swaplig_0_newlig_Cl0_step11_2_5", + "tm_react/MOBH25_Ba2_Charge1_UHF0_swaplig_1_newlig_CCCN3_step16_1_1", + "tm_react/MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_CCO1_rev_step31_0_1", + "tm_react/ROST13_V2_Charge0_UHF3_swaplig_1_newlig_N1CCNC13_rev_step10_0_4", + "tm_react/MOBH17_Mg2_Charge2_UHF0_swaplig_0_newlig_CNHCCc1ccccc19_step2_2_1", + "tm_react/ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_NCCN03_rev_step6_1_7", + "tm_react/MOBH9_Ba2_Charge2_UHF0_swaplig_0_newlig_NCc1ccncc15_step16_-2_1", + "tm_react/ROST20_Ti4_Charge2_UHF0_swaplig_0_newlig_N0_step11_2_1", + "tm_react/MOR29_Ti4_Charge2_UHF0_swaplig_0_newlig_F0_rev_step13_2_1", + "tm_react/MOR18_Ir3_Charge2_UHF4_swaplig_1_newlig_c1ccncc13_rev_step10_2_5", + "tm_react/MOBH13_W4_Charge2_UHF2_swaplig_0_newlig_CNCCNNCC4_rev_step10_2_3", + "tm_react/MOR5_Ir3_Charge2_UHF4_swaplig_2_newlig_Nc1ccncc14_rev_step45_2_5", + "tm_react/MOR40_Ru3Be2_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step6_-2_6", + "tm_react/MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_NC1_rev_step28_0_5", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_SeCN2_step32_2_6", + "tm_react/MOR11_Pb4_Charge2_UHF0_swaplig_1_newlig_FCFFCOO6_rev_step16_2_1", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_CC1COBOC1CC4_step34_0_3", + "tm_react/MOR5_Ti2_Charge1_UHF2_swaplig_2_newlig_c1ccncc13_step5_1_3", + "tm_react/MOBH28_Nd3_Charge2_UHF3_swaplig_0_newlig_Clc1ccccc1CH27_rev_step15_2_4", + "tm_react/MOBH34_Hg2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step5_0_1", + "tm_react/ROST34_Mn2_Charge1_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step19_-1_6", + "tm_react/ROST32_V4_Charge2_UHF1_swaplig_0_newlig_Fc1ccccc14_step14_-2_2", + "tm_react/MOBH30_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1ccccFc1c1ccccn1313_rev_step11_0_3", + "tm_react/MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_N1CNc2ccccc122_step12_2_3", + "tm_react/MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step1_0_3", + "tm_react/MOBH29_Tb3_Charge0_UHF6_swaplig_1_newlig_OClOOO4_rev_step14_0_7", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_1_newlig_NCc1cccnc16_rev_step17_3_3", + "tm_react/MOR12_Lu3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccc10_rev_step0_3_1", + "tm_react/ROST34_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCCO4_step20_-1_1", + "tm_react/MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step5_1_5", + "tm_react/ROST53_Pb4_Charge0_UHF0_swaplig_0_newlig_NC1_rev_step4_0_1", + "tm_react/ROST59_Au3_Charge1_UHF2_swaplig_2_newlig_SCN2_rev_step3_-1_3", + "tm_react/MOBH33_Mn2_Charge1_UHF5_swaplig_2_newlig_Cl0_rev_step19_-1_6", + "tm_react/MOR2_Ca2_Charge2_UHF0_swaplig_1_newlig_CCN2_rev_step11_2_1", + "tm_react/MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_CSC1_rev_step30_1_4", + "tm_react/MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step27_2_4", + "tm_react/MOBH4_Ce4_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step8_0_1", + "tm_react/MOBH15_Au3_Charge0_UHF2_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step4_0_3", + "tm_react/MOR40_Lu3Cd2_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step3_-2_1", + "tm_react/ROST59_Ir3_Charge1_UHF4_swaplig_4_newlig_OC1NSOOc2ccccc122_rev_step5_-1_5", + "tm_react/MOR39_Al3Au3_Charge4_UHF2_swaplig_0_newlig_SC1NCCCC10_step24_4_3", + "tm_react/MOBH29_Ru3_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step3_0_6", + "tm_react/MOBH5_Eu3_Charge2_UHF6_swaplig_0_newlig_Clc1cccnc15_step5_2_7", + "tm_react/MOBH29_Mo4_Charge1_UHF2_swaplig_0_newlig_On1ccccc10_step15_1_4", + "tm_react/MOBH17_Be2_Charge2_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_rev_step1_2_1", + "tm_react/ROST20_Os4_Charge2_UHF4_swaplig_0_newlig_CPCc1ccccc11_step2_2_5", + "tm_react/MOBH30_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFFSOONSOOCFFF59_step48_2_1", + "tm_react/MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_Clc1ccccc1CH27_rev_step7_1_2", + "tm_react/MOR11_Ti4_Charge2_UHF0_swaplig_2_newlig_CNCCc1ccccc19_step2_2_1", + "tm_react/MOR28_Y3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step16_1_1", + "tm_react/ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_Cl0_step4_-1_1", + "tm_react/MOR11_Fe2_Charge0_UHF4_swaplig_2_newlig_SeCN2_step2_0_5", + "tm_react/MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step32_1_1", + "tm_react/ROST1_Y3_Charge0_UHF0_swaplig_0_newlig_CCO1_step5_0_1", + "tm_react/MOBH34_Mg2_Charge0_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step11_0_1", + "tm_react/MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_CN1CCNC1S6_step7_2_8", + "tm_react/ROST22_W4_Charge1_UHF2_swaplig_0_newlig_CC1NCCN12_step17_1_3", + "tm_react/MOR24_Ga3_Charge1_UHF0_swaplig_1_newlig_OC1_rev_step0_-1_1", + "tm_react/MOBH17_Co2_Charge2_UHF3_swaplig_0_newlig_SC1NCCCC10_step22_2_4", + "tm_react/ROST14_Cr2_Charge1_UHF4_swaplig_1_newlig_CC1NCCN12_rev_step7_-1_5", + "tm_react/MOBH35_Zr4_Charge4_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step8_4_1", + "tm_react/MOR18_Os4_Charge3_UHF4_swaplig_2_newlig_SeCN2_step9_3_5", + "tm_react/ROST16_Ho3_Charge1_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step2_-1_5", + "tm_react/MOR35_Bi3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step26_3_1", + "tm_react/ROST5_Eu2_Charge2_UHF7_swaplig_0_newlig_Fc1cc2COCCNC3CC3c2cc1N1CCNH2CC1COO523_step9_2_8", + "tm_react/ROST16_Fe3_Charge1_UHF5_swaplig_0_newlig_ClCH21_rev_step20_-1_6", + "tm_react/MOR29_Ti2_Charge0_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_step18_0_3", + "tm_react/MOBH24_Ca2_Charge1_UHF0_swaplig_0_newlig_CSCO3_rev_step6_1_1", + "tm_react/ROST32_Pd4_Charge2_UHF4_swaplig_0_newlig_Sec1ccccc10_rev_step4_-2_5", + "tm_react/MOR19_Ru4_Charge3_UHF4_swaplig_2_newlig_c1ccc2ccccc2c14_step1_3_5", + "tm_react/ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_F0_rev_step39_0_5", + "tm_react/ROST26_Nd3_Charge1_UHF3_swaplig_1_newlig_SCN0_step20_1_4", + "tm_react/MOR28_Nd3_Charge1_UHF3_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step13_1_4", + "tm_react/ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_step10_2_1", + "tm_react/ROST16_La3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step8_-1_1", + "tm_react/ROST32_Ir4_Charge2_UHF5_swaplig_0_newlig_FBFFF0_rev_step20_-2_6", + "tm_react/MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_rev_step15_0_1", + "tm_react/MOBH4_Ca2_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_rev_step20_-2_1", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_CN1CCNC14_step29_4_5", + "tm_react/MOBH31_Eu2_Charge0_UHF7_swaplig_0_newlig_FBFFF0_rev_step23_0_8", + "tm_react/MOR23a_Ru4_Charge3_UHF4_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step14_3_5", + "tm_react/ROST16_Ba2_Charge2_UHF0_swaplig_0_newlig_CCCCH23_rev_step18_-2_1", + "tm_react/ROST34_V3_Charge0_UHF2_swaplig_0_newlig_OC1CCCON16_step13_0_3", + "tm_react/MOBH4_Pb4_Charge0_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step5_0_1", + "tm_react/MOR21_Rh3_Charge2_UHF4_swaplig_1_newlig_CCCO3_step28_-2_5", + "tm_react/ROST13_Cr2_Charge0_UHF4_swaplig_1_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step7_0_5", + "tm_react/MOBH24_Zn2_Charge1_UHF0_swaplig_0_newlig_S1CCNC13_rev_step1_1_1", + "tm_react/MOBH19_Ru4_Charge4_UHF4_swaplig_0_newlig_CCPCCCC2_rev_step13_4_5", + "tm_react/ROST59_Fe3_Charge1_UHF5_swaplig_1_newlig_CSC1_step8_-1_6", + "tm_react/MOR31_Ba2_Charge0_UHF0_swaplig_0_newlig_Fc1ccccc14_rev_step22_0_1", + "tm_react/MOR11_V2_Charge0_UHF3_swaplig_0_newlig_CPCCCPCC15_rev_step8_0_4", + "tm_react/MOBH13_Pm3_Charge1_UHF4_swaplig_1_newlig_NC1_step18_1_5", + "tm_react/MOBH28_Rh3_Charge2_UHF4_swaplig_0_newlig_CSiCC1_step4_2_5", + "tm_react/MOR18_Fe3_Charge2_UHF5_swaplig_2_newlig_FTeFFFFO6_rev_step17_2_6", + "tm_react/MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_CCOCC2_rev_step20_-1_1", + "tm_react/MOBH25_V4_Charge3_UHF1_swaplig_0_newlig_CNCNO4_rev_step7_3_2", + "tm_react/MOR19_W4_Charge3_UHF2_swaplig_1_newlig_CCOCC2_step16_3_3", + "tm_react/MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step20_3_5", + "tm_react/MOR35_Ir3_Charge3_UHF4_swaplig_1_newlig_CCN2_step1_3_5", + "tm_react/MOR12_Mn2_Charge2_UHF5_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step9_2_6", + "tm_react/MOR40_Ru3Os4_Charge0_UHF9_swaplig_0_newlig_FCFCFFF1_rev_step34_0_10", + "tm_react/MOR11_Ir4_Charge2_UHF5_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step30_2_6", + "tm_react/ROST34_Ti2_Charge1_UHF2_swaplig_0_newlig_OCN2_rev_step42_-1_3", + "tm_react/MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_FCFFSOOO7_step8_2_1", + "tm_react/ROST34_Co3_Charge0_UHF4_swaplig_0_newlig_CCCCCC5_rev_step19_0_5", + "tm_react/MOR19_Al3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_rev_step22_2_1", + "tm_react/MOR2_Yb3_Charge3_UHF1_swaplig_0_newlig_NCOc1ccncc16_rev_step17_3_2", + "tm_react/MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_ClCH21_step2_1_8", + "tm_react/MOBH31_Hf4_Charge2_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step34_2_1", + "tm_react/MOBH12_Zr4_Charge0_UHF0_swaplig_1_newlig_OC1_step16_0_1", + "tm_react/ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_F0_step1_-1_4", + "tm_react/ROST26_Be2_Charge0_UHF0_swaplig_0_newlig_OCc1ccccc1Pc1ccccc1c1ccccc118_rev_step32_0_1", + "tm_react/MOR18_Bi3_Charge2_UHF0_swaplig_2_newlig_OCN2_step12_2_1", + "tm_react/MOR30_Cr2_Charge0_UHF4_swaplig_0_newlig_On1ccccc10_step6_0_6", + "tm_react/ROST32_W4_Charge2_UHF2_swaplig_0_newlig_FBFFF0_step5_-2_3", + "tm_react/ROST59_Ir4_Charge0_UHF5_swaplig_3_newlig_COCO2_rev_step5_0_6", + "tm_react/MOBH17_W4_Charge4_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step13_4_3", + "tm_react/ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step17_0_1", + "tm_react/MOR41_Eu3_Charge1_UHF6_swaplig_1_newlig_NH3CCOO4_rev_step13_-1_7", + "tm_react/MOR28_Tl3_Charge1_UHF0_swaplig_0_newlig_CSOOO4_rev_step28_1_1", + "tm_react/MOR23_Ir4_Charge3_UHF5_swaplig_1_newlig_CO1_rev_step13_3_6", + "tm_react/MOR41_Cr3_Charge1_UHF3_swaplig_1_newlig_CO1_rev_step35_-1_4", + "tm_react/MOR11_Hf4_Charge2_UHF0_swaplig_1_newlig_CCCc1ccccCCCc1O12_rev_step10_2_1", + "tm_react/MOBH24_V2_Charge1_UHF3_swaplig_0_newlig_CCCO3_step2_1_4", + "tm_react/MOBH32_Sn4_Charge1_UHF0_swaplig_0_newlig_CSCO3_rev_step17_1_1", + "tm_react/MOR40_Er3Pr3_Charge1_UHF5_swaplig_1_newlig_NC1_rev_step30_-1_6", + "tm_react/ROST31_V2_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step10_-2_4", + "tm_react/ROST15_In3_Charge0_UHF0_swaplig_2_newlig_Brc1cccnc15_step13_0_1", + "tm_react/MOR28_W4_Charge2_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step37_2_3", + "tm_react/MOBH9_In3_Charge1_UHF0_swaplig_0_newlig_CNCCONCC4_step2_-1_1", + "tm_react/ROST41_Co3_Charge1_UHF4_swaplig_0_newlig_CPCCCPCC15_step35_1_5", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1CCNC14_rev_step4_2_3", + "tm_react/MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_CCC1CCCONCONC1O10_step25_2_5", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_CCOO3_step11_-2_1", + "tm_react/MOR5_Ir3_Charge2_UHF4_swaplig_1_newlig_CPc1ccccc1c1ccccc11_step11_2_5", + "tm_react/MOBH9_Ca2_Charge2_UHF0_swaplig_0_newlig_CN1CCNC14_rev_step14_-2_1", + "tm_react/ROST14_Pd2_Charge1_UHF2_swaplig_1_newlig_CCCPCCCCCC3_step0_-1_3", + "tm_react/MOBH12_Sn4_Charge0_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step2_0_1", + "tm_react/MOR40_Bi3In3_Charge1_UHF0_swaplig_1_newlig_ONO2_rev_step2_-1_1", + "tm_react/MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step11_2_5", + "tm_react/MOR11_Ba2_Charge0_UHF0_swaplig_1_newlig_FBFFF0_step1_0_1", + "tm_react/ROST45_Re4_Charge2_UHF3_swaplig_1_newlig_N1CCCN14_rev_step13_2_4", + "tm_react/MOR21_Ir3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step11_-2_5", + "tm_react/MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_O0_rev_step18_1_6", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_CCCPCCCCCC3_step6_0_1", + "tm_react/MOBH19_Ti2_Charge2_UHF2_swaplig_0_newlig_CN1CSeNc2ccccc123_step18_2_3", + "tm_react/MOR31_Sn2_Charge0_UHF0_swaplig_0_newlig_SCN0_rev_step15_0_1", + "tm_react/MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCc1ccccCCCc1O12_step36_2_5", + "tm_react/MOBH30_Re4_Charge2_UHF3_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_step24_2_4", + "tm_react/ROST22_Pd4_Charge1_UHF4_swaplig_0_newlig_Cc1ccncc14_step1_1_5", + "tm_react/ROST14_Bi3_Charge0_UHF0_swaplig_2_newlig_CC1CCNN1C4_rev_step10_0_1", + "tm_react/ROST33_Al3_Charge2_UHF0_swaplig_0_newlig_BH3CN2_step3_-2_1", + "tm_react/MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step39_0_3", + "tm_react/MOR29_Eu2_Charge0_UHF7_swaplig_0_newlig_OCOc1ccccc1NOO2_step3_0_8", + "tm_react/MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_SC1NCCCN10_step27_0_1", + "tm_react/MOBH9_Al3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step8_-1_1", + "tm_react/MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CNCNO4_rev_step8_0_6", + "tm_react/MOR5_Ti4_Charge3_UHF0_swaplig_2_newlig_C1CCOC13_rev_step14_3_1", + "tm_react/ROST59_Pd4_Charge0_UHF4_swaplig_1_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step10_0_5", + "tm_react/MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step23_0_1", + "tm_react/MOR9_Sc3_Charge2_UHF0_swaplig_1_newlig_CSiCCCH24_step10_2_1", + "tm_react/MOR33_Cr3_Charge3_UHF3_swaplig_1_newlig_CNHCCc1ccccc19_step13_3_4", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_step11_2_5", + "tm_react/MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step65_2_1", + "tm_react/ROST41_Al3_Charge1_UHF0_swaplig_0_newlig_NCCN03_rev_step21_1_1", + "tm_react/ROST40_Tb3_Charge1_UHF6_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step2_1_7", + "tm_react/MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_CNCNO4_rev_step16_-1_4", + "tm_react/MOR14_Mn2_Charge0_UHF5_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step3_0_6", + "tm_react/MOR33_Au3_Charge3_UHF2_swaplig_0_newlig_NCNO3_step9_3_3", + "tm_react/MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CPCCO4_rev_step5_0_6", + "tm_react/ROST26_Sn2_Charge0_UHF0_swaplig_1_newlig_NC1_rev_step15_0_1", + "tm_react/MOBH13_Mn3_Charge1_UHF4_swaplig_1_newlig_Brc1ccccc1COO9_step3_1_5", + "tm_react/MOR41_La3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step15_-1_1", + "tm_react/MOBH30_Re4_Charge2_UHF3_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step13_2_4", + "tm_react/MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step21_2_1", + "tm_react/MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CCOCC2_step11_4_5", + "tm_react/MOBH13_Ti4_Charge2_UHF0_swaplig_1_newlig_SCN0_step1_2_1", + "tm_react/MOR12_Sm3_Charge3_UHF5_swaplig_1_newlig_N1CNc2ccccc122_rev_step15_3_6", + "tm_react/MOBH15_Lu3_Charge0_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step6_0_1", + "tm_react/MOR23a_Ti4_Charge3_UHF0_swaplig_0_newlig_c1ccncc13_step6_3_1", + "tm_react/ROST34_Be2_Charge1_UHF0_swaplig_0_newlig_SCN0_step23_-1_1", + "tm_react/MOR16_Os4_Charge2_UHF4_swaplig_2_newlig_SCN2_rev_step1_-2_5", + "tm_react/ROST14_Ho3_Charge0_UHF4_swaplig_2_newlig_CPc1ccccc1c1ccccc11_step10_0_5", + "tm_react/MOBH33_Be2_Charge1_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step2_-1_1", + "tm_react/MOR7_Re4_Charge4_UHF3_swaplig_0_newlig_CPCCO4_rev_step9_4_4", + "tm_react/MOR14_Ca2_Charge0_UHF0_swaplig_0_newlig_NCCOO04_rev_step38_0_1", + "tm_react/ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_Nc1ccncc14_step8_1_5", + "tm_react/MOR24_Sn4_Charge0_UHF0_swaplig_1_newlig_Cc1ccncc14_step4_0_1", + "tm_react/ROST34_Ru3_Charge0_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step42_0_6", + "tm_react/MOBH19_W4_Charge4_UHF2_swaplig_0_newlig_COPOCOC2_rev_step16_4_3", + "tm_react/MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_Brc1cccnc15_rev_step31_-1_5", + "tm_react/ROST52_Gd3_Charge1_UHF7_swaplig_0_newlig_NC1_step3_-1_8", + "tm_react/MOR39_Pm3Ir3_Charge4_UHF8_swaplig_0_newlig_CCOPOCCOCC3_step12_4_9", + "tm_react/ROST22_Ru4_Charge1_UHF4_swaplig_0_newlig_CCCO3_rev_step5_1_5", + "tm_react/MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_step7_2_3", + "tm_react/MOBH32_Pb2_Charge1_UHF0_swaplig_0_newlig_CCN2_step11_-1_1", + "tm_react/ROST59_V4_Charge0_UHF1_swaplig_1_newlig_CCNO3_step12_0_2", + "tm_react/MOR29_Sn4_Charge2_UHF0_swaplig_0_newlig_CCCO3_rev_step20_2_1", + "tm_react/ROST16_Rh3_Charge1_UHF4_swaplig_0_newlig_CC1CCCCN16_step16_-1_5", + "tm_react/MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_FBFFF0_rev_step15_2_5", + "tm_react/MOBH32_Zn2_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_step2_-1_1", + "tm_react/MOR28_Re4_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_step41_2_4", + "tm_react/MOR20_Tb3_Charge2_UHF6_swaplig_1_newlig_C1CCOC13_rev_step11_2_7", + "tm_react/MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCC1_rev_step41_1_5", + "tm_react/ROST34_Cr2_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step34_-1_5", + "tm_react/MOR20_Tl3_Charge2_UHF0_swaplig_0_newlig_CPCCO4_step10_2_1", + "tm_react/MOR35_Y3_Charge3_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step4_3_1", + "tm_react/MOR41_Co3_Charge1_UHF4_swaplig_1_newlig_CPCCO4_rev_step15_-1_5", + "tm_react/MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_Br0_step29_2_1", + "tm_react/MOR26_Co3_Charge1_UHF4_swaplig_0_newlig_NCNCN0_rev_step6_1_5", + "tm_react/MOBH17_Pd2_Charge2_UHF2_swaplig_0_newlig_CNCNO4_rev_step26_2_3", + "tm_react/ROST35_Yb3_Charge2_UHF1_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step14_-2_2", + "tm_react/ROST13_Sr2_Charge0_UHF0_swaplig_1_newlig_CSCO3_step28_0_1", + "tm_react/MOBH25_Ni2_Charge1_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step3_1_3", + "tm_react/ROST52_Bi3_Charge1_UHF0_swaplig_1_newlig_Clc1ccccc1COO9_step2_-1_1", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_ClCH21_rev_step29_2_5", + "tm_react/MOR19_Ti3_Charge2_UHF1_swaplig_1_newlig_CNCNO4_rev_step32_2_2", + "tm_react/MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_OCN2_rev_step22_0_1", + "tm_react/MOR10_Y3_Charge2_UHF0_swaplig_0_newlig_CNCCSNCC4_rev_step10_2_1", + "tm_react/MOBH3_Mg2_Charge2_UHF0_swaplig_0_newlig_ClCClCOO5_step3_-2_1", + "tm_react/MOR30_V4_Charge2_UHF1_swaplig_0_newlig_ONOO3_rev_step26_2_2", + "tm_react/ROST14_Ru3_Charge0_UHF5_swaplig_1_newlig_S1CCNC13_step16_0_6", + "tm_react/MOBH32_Sn2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step13_-1_1", + "tm_react/MOR23_Pm3_Charge2_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step3_2_5", + "tm_react/MOBH24_Pt2_Charge1_UHF2_swaplig_1_newlig_NCc1ccncc15_step10_1_3", + "tm_react/MOR26_Re4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step18_2_4", + "tm_react/MOBH4_Y3_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_step29_-1_1", + "tm_react/MOBH31_Pt2_Charge0_UHF2_swaplig_0_newlig_CC1COBOC1CC4_rev_step9_0_3", + "tm_react/ROST16_Ir3_Charge1_UHF4_swaplig_0_newlig_COCO2_rev_step20_-1_5", + "tm_react/ROST32_V4_Charge2_UHF1_swaplig_1_newlig_CC1COBOC1CC4_step11_-2_2", + "tm_react/ROST31_Fe3_Charge1_UHF5_swaplig_0_newlig_FCFF1_step8_-1_6", + "tm_react/MOBH9_Ca2_Charge2_UHF0_swaplig_0_newlig_S1CCNC13_step10_-2_1", + "tm_react/MOR18_Tc4_Charge3_UHF3_swaplig_2_newlig_O1BOc2ccccc121_rev_step22_3_4", + "tm_react/ROST34_Er3_Charge0_UHF3_swaplig_0_newlig_CSiCCO4_rev_step21_0_4", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_O1BOc2ccccc121_rev_step13_2_5", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_1_newlig_NCNS3_rev_step20_1_1", + "tm_react/ROST52_Cr3_Charge1_UHF3_swaplig_1_newlig_SCN0_rev_step15_-1_4", + "tm_react/MOR12_Zn2_Charge2_UHF0_swaplig_1_newlig_N1CCNC13_rev_step4_2_1", + "tm_react/MOBH19_Ni2_Charge2_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step1_2_3", + "tm_react/ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CNCCSNCC4_step1_1_5", + "tm_react/MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step2_2_1", + "tm_react/MOBH24_Pt4_Charge3_UHF4_swaplig_0_newlig_NCc1ccncc15_rev_step10_3_5", + "tm_react/MOBH28_Tc4_Charge3_UHF3_swaplig_0_newlig_Clc1ccccc1COO9_step8_3_4", + "tm_react/ROST24_V2_Charge2_UHF3_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step5_2_4", + "tm_react/MOR9_Pm3_Charge2_UHF4_swaplig_0_newlig_O0_step13_2_5", + "tm_react/MOR1_Gd3_Charge3_UHF7_swaplig_1_newlig_CNCCONCC4_step10_3_8", + "tm_react/ROST59_Gd3_Charge1_UHF7_swaplig_4_newlig_CH30_step7_-1_8", + "tm_react/MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_Cl0_rev_step24_1_4", + "tm_react/MOR5_Pm3_Charge2_UHF4_swaplig_0_newlig_CCN2_step31_2_5", + "tm_react/MOR8_Sn4_Charge3_UHF0_swaplig_2_newlig_NCNS3_step6_3_1", + "tm_react/MOR35_Dy3_Charge3_UHF5_swaplig_1_newlig_CCNCSNCC4_step12_3_6", + "tm_react/MOBH13_Gd3_Charge1_UHF7_swaplig_1_newlig_Br0_step3_1_8", + "tm_react/MOR5_Fe3_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step0_2_6", + "tm_react/MOR11_Ba2_Charge0_UHF0_swaplig_2_newlig_CCOO3_rev_step15_0_1", + "tm_react/MOR41_Y3_Charge1_UHF0_swaplig_2_newlig_Cl0_step9_-1_1", + "tm_react/MOBH28_Ir3_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step9_2_5", + "tm_react/MOR27_Y3_Charge1_UHF0_swaplig_0_newlig_CH30_rev_step11_1_1", + "tm_react/ROST15_Ni2_Charge1_UHF2_swaplig_1_newlig_NSc1ccccc1c1ccccc10_step33_-1_3", + "tm_react/MOR41_Sc3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step29_-1_1", + "tm_react/MOR31_Co2_Charge0_UHF3_swaplig_0_newlig_CCCCH23_step27_0_4", + "tm_react/MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step27_2_1", + "tm_react/MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_ONO2_step11_1_6", + "tm_react/MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_CN1CCNC1S6_rev_step40_4_5", + "tm_react/ROST45_V4_Charge2_UHF1_swaplig_0_newlig_OClOOO4_rev_step7_2_2", + "tm_react/MOBH23_Zr4_Charge1_UHF0_swaplig_0_newlig_S1CCNC13_rev_step6_1_1", + "tm_react/MOBH25_W4_Charge3_UHF2_swaplig_1_newlig_S1CCNC13_step9_3_3", + "tm_react/ROST15_In3_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step5_0_1", + "tm_react/MOBH33_Ca2_Charge1_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_-1_1", + "tm_react/MOR27_Ti3_Charge1_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_step8_1_2", + "tm_react/ROST37_Ir3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step6_0_5", + "tm_react/MOR20_Al3_Charge2_UHF0_swaplig_2_newlig_CCCCO4_rev_step1_2_1", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_OCOc1ccccc1NOO2_step57_2_5", + "tm_react/MOBH3_Gd3_Charge1_UHF7_swaplig_0_newlig_Oc1ccccc1COO9_step11_-1_8", + "tm_react/MOBH8_Fe2_Charge2_UHF4_swaplig_0_newlig_OC1_rev_step6_-2_5", + "tm_react/MOR18_Sm3_Charge2_UHF5_swaplig_0_newlig_Nc1ccncc14_step4_2_6", + "tm_react/MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_OC1CCCON16_rev_step21_1_1", + "tm_react/MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_CN1CCCNCC1O8_rev_step34_2_3", + "tm_react/MOR19_Rh3_Charge2_UHF4_swaplig_2_newlig_FCFF1_step6_2_5", + "tm_react/MOBH25_W4_Charge3_UHF2_swaplig_1_newlig_Cc1ccncc14_step11_3_3", + "tm_react/MOR39_Rh3Sc3_Charge4_UHF4_swaplig_0_newlig_CPCCO4_step19_4_5", + "tm_react/MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CCOO3_step46_0_1", + "tm_react/ROST15_Tb3_Charge0_UHF6_swaplig_2_newlig_CSC1_step24_0_7", + "tm_react/MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step35_0_1", + "tm_react/MOBH3_Mn3_Charge1_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step3_-1_5", + "tm_react/ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_F0_rev_step7_-1_2", + "tm_react/MOR29_Zn2_Charge0_UHF0_swaplig_0_newlig_OCN2_step40_0_1", + "tm_react/ROST21_Pd4_Charge2_UHF4_swaplig_0_newlig_NCc1ccccc10_step4_2_5", + "tm_react/MOR27_Fe3_Charge1_UHF5_swaplig_0_newlig_FCFCFFF1_step15_1_6", + "tm_react/ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step5_-2_1", + "tm_react/MOBH32_Ce4_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn16_step1_1_1", + "tm_react/MOR12_Fe2_Charge2_UHF4_swaplig_1_newlig_NCNO3_rev_step10_2_5", + "tm_react/ROST21_Hf4_Charge2_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step10_2_1", + "tm_react/MOBH24_Cu2_Charge1_UHF1_swaplig_1_newlig_S1CCNC13_rev_step2_1_2", + "tm_react/MOR34_Hf4_Charge4_UHF0_swaplig_1_newlig_CSCO1_step15_4_1", + "tm_react/MOR35_Cr3_Charge3_UHF3_swaplig_0_newlig_CNCCNNCC4_rev_step13_3_4", + "tm_react/MOBH12_Pb4_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step26_0_1", + "tm_react/ROST14_Pd2_Charge1_UHF2_swaplig_0_newlig_Oc1ccccc1COO9_rev_step13_-1_3", + "tm_react/ROST41_W4_Charge2_UHF2_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step16_2_3", + "tm_react/MOBH33_Pd4_Charge1_UHF4_swaplig_1_newlig_Nc1ccccc10_step13_1_5", + "tm_react/ROST15_Lu3_Charge0_UHF0_swaplig_2_newlig_c1ccccc1Pc1ccccc1c1ccccc16_step14_0_1", + "tm_react/MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_NC1_step28_0_1", + "tm_react/ROST15_Mn2_Charge1_UHF5_swaplig_0_newlig_ONOO3_rev_step15_-1_6", + "tm_react/MOR26_Cr3_Charge1_UHF3_swaplig_0_newlig_BH3CN2_rev_step3_1_4", + "tm_react/MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_OCO2_step41_1_1", + "tm_react/MOBH29_Ti3_Charge0_UHF1_swaplig_1_newlig_FCFFSOOO7_rev_step12_0_2", + "tm_react/MOR11_Re4_Charge2_UHF3_swaplig_2_newlig_On1ccccc10_step25_2_5", + "tm_react/MOR12_Rh3_Charge3_UHF4_swaplig_1_newlig_NCOc1cccnc17_rev_step5_3_5", + "tm_react/MOR5_Nd3_Charge2_UHF3_swaplig_0_newlig_CCOCC2_step2_2_4", + "tm_react/MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step19_2_5", + "tm_react/MOR5_Mg2_Charge1_UHF0_swaplig_1_newlig_O0_step13_1_1", + "tm_react/MOR3_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccccn16_rev_step3_2_1", + "tm_react/ROST32_Tc4_Charge2_UHF3_swaplig_1_newlig_Fc1ccFcFcFc1F2_step0_-2_4", + "tm_react/ROST13_Tl3_Charge1_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_rev_step7_1_1", + "tm_react/MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step5_0_1", + "tm_react/MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1ccccc14_rev_step14_2_4", + "tm_react/ROST34_Sc3_Charge0_UHF0_swaplig_0_newlig_CC1CCCCN16_step16_0_1", + "tm_react/MOBH32_Co2_Charge1_UHF3_swaplig_0_newlig_C1CCOC13_step13_-1_4", + "tm_react/MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step32_1_2", + "tm_react/MOR41_Er3_Charge1_UHF3_swaplig_1_newlig_C1CCOC13_rev_step27_-1_4", + "tm_react/MOBH9_Eu2_Charge2_UHF7_swaplig_0_newlig_CC1NCCN12_step5_-2_8", + "tm_react/MOBH3_Pb2_Charge2_UHF0_swaplig_0_newlig_BH3CN2_step2_-2_1", + "tm_react/MOBH4_Lu3_Charge1_UHF0_swaplig_0_newlig_OClOOO4_step15_-1_1", + "tm_react/MOR28_V3_Charge1_UHF2_swaplig_0_newlig_CSiCCCH24_rev_step11_1_3", + "tm_react/MOR18_Dy3_Charge2_UHF5_swaplig_1_newlig_CCPCCCC2_step5_2_6", + "tm_react/MOR5_V2_Charge1_UHF3_swaplig_2_newlig_NH3CCOO4_rev_step10_1_4", + "tm_react/ROST14_Mn3_Charge0_UHF4_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step2_0_5", + "tm_react/MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_CCO2_rev_step20_2_2", + "tm_react/ROST15_Pb2_Charge1_UHF0_swaplig_2_newlig_CC1NCCN12_step5_-1_1", + "tm_react/ROST45_Sn4_Charge2_UHF0_swaplig_1_newlig_NCc1ccncc15_rev_step12_2_1", + "tm_react/ROST13_Ti2_Charge0_UHF2_swaplig_1_newlig_CNCCN4_step11_0_3", + "tm_react/MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_rev_step2_0_1", + "tm_react/MOR12_Al3_Charge3_UHF0_swaplig_0_newlig_OC1_step3_3_1", + "tm_react/MOR30_Fe2_Charge0_UHF4_swaplig_0_newlig_On1ccccc10_step9_0_6", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step20_2_3", + "tm_react/MOR30_Tc4_Charge2_UHF3_swaplig_0_newlig_Cl0_rev_step42_2_4", + "tm_react/MOBH13_Tl3_Charge1_UHF0_swaplig_0_newlig_CNCCN4_step12_1_1", + "tm_react/ROST41_Pd2_Charge0_UHF2_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step35_0_3", + "tm_react/MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step22_0_1", + "tm_react/MOR20_W4_Charge3_UHF2_swaplig_0_newlig_CNHCCc1ccccc19_step9_3_3", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CCCO3_step48_2_5", + "tm_react/MOR41_Tl3_Charge1_UHF0_swaplig_1_newlig_C1CCOC13_rev_step10_-1_1", + "tm_react/MOBH9_Ga3_Charge1_UHF0_swaplig_0_newlig_O0_rev_step3_-1_1", + "tm_react/MOR23_Eu3_Charge2_UHF6_swaplig_2_newlig_FCFFCOCFFFCFFF5_step14_2_7", + "tm_react/MOR27_Ho3_Charge1_UHF4_swaplig_0_newlig_Cl0_step20_1_5", + "tm_react/ROST29_Ce4_Charge1_UHF0_swaplig_0_newlig_I0_rev_step12_1_1", + "tm_react/MOR20_W4_Charge3_UHF2_swaplig_1_newlig_Clc1cccnc15_step22_3_3", + "tm_react/MOBH35_Pb2_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_step5_2_1", + "tm_react/MOBH12_W6_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step5_2_1", + "tm_react/ROST13_Co3_Charge1_UHF4_swaplig_1_newlig_CSC1_step16_1_5", + "tm_react/ROST13_Ga3_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_rev_step9_1_1", + "tm_react/ROST1_Er3_Charge0_UHF3_swaplig_0_newlig_OCO2_step10_0_4", + "tm_react/MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_NCc1cccnc16_rev_step37_4_6", + "tm_react/MOR37_Hf4_Charge4_UHF0_swaplig_0_newlig_CN1CCCNCC1O8_rev_step6_4_1", + "tm_react/MOR41_W4_Charge0_UHF2_swaplig_0_newlig_F0_rev_step1_0_3", + "tm_react/MOR18_Pt4_Charge3_UHF4_swaplig_2_newlig_FTeFFFFO6_rev_step24_3_5", + "tm_react/MOBH25_Co2_Charge1_UHF3_swaplig_1_newlig_Clc1cccnc15_step12_1_4", + "tm_react/MOBH24_Re4_Charge3_UHF3_swaplig_0_newlig_CNCCO4_rev_step6_3_4", + "tm_react/MOR35_Cr3_Charge3_UHF3_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step11_3_4", + "tm_react/MOBH13_Lu3_Charge1_UHF0_swaplig_1_newlig_CSiCCCHSiCCC4_step13_1_1", + "tm_react/ROST40_Ba2_Charge0_UHF0_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step14_0_1", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_CO1_rev_step22_4_5", + "tm_react/MOBH33_Cd2_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step19_-1_1", + "tm_react/MOBH33_Sn4_Charge1_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_rev_step6_1_1", + "tm_react/ROST24_K1_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step13_1_1", + "tm_react/MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_BH3CN2_step9_1_1", + "tm_react/MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_step39_2_5", + "tm_react/MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step15_1_5", + "tm_react/MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_Nc1ccccn16_rev_step20_0_5", + "tm_react/MOR3_Cd2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step3_2_1", + "tm_react/ROST20_Pb4_Charge2_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step13_2_1", + "tm_react/ROST20_Ce4_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step8_2_1", + "tm_react/ROST59_Mn3_Charge1_UHF4_swaplig_1_newlig_CO1_step5_-1_5", + "tm_react/MOR30_Re4_Charge2_UHF3_swaplig_0_newlig_CC1CCCCN16_step0_2_4", + "tm_react/MOBH12_Pt4_Charge0_UHF4_swaplig_1_newlig_CCPCCCC2_rev_step0_0_5", + "tm_react/ROST34_Tm3_Charge0_UHF2_swaplig_0_newlig_CCOCFFFCFFF2_rev_step3_0_3", + "tm_react/MOBH17_Zn2_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc10_rev_step17_2_1", + "tm_react/MOR1_La3_Charge3_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step3_3_1", + "tm_react/MOR5_Re4_Charge3_UHF3_swaplig_0_newlig_CNCNO4_step6_3_4", + "tm_react/MOBH17_Ru4_Charge4_UHF4_swaplig_0_newlig_Nc1ccccc10_step32_4_5", + "tm_react/MOR39_Bi3Al3_Charge4_UHF0_swaplig_0_newlig_CN1CCNC14_step37_4_1", + "tm_react/MOR8_Nd3_Charge2_UHF3_swaplig_1_newlig_COPOCOC2_step9_2_4", + "tm_react/MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_NC1_step9_0_2", + "tm_react/MOBH28_Fe2_Charge1_UHF4_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step0_1_5", + "tm_react/MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CSiCCO4_step2_2_6", + "tm_react/MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_COCO2_rev_step15_1_7", + "tm_react/MOBH4_Tl3_Charge1_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step8_-1_1", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step13_2_3", + "tm_react/MOBH8_Au3_Charge1_UHF2_swaplig_0_newlig_CCO2_rev_step4_-1_3", + "tm_react/MOR40_Sc3La3_Charge1_UHF0_swaplig_0_newlig_CCCCH23_step11_-1_1", + "tm_react/MOBH10_Cs1Nb5_Charge2_UHF0_swaplig_0_newlig_SCN0_step3_2_1", + "tm_react/MOR39_Sm3V3_Charge4_UHF7_swaplig_0_newlig_CPCC1_rev_step6_4_8", + "tm_react/MOR11_Pb4_Charge2_UHF0_swaplig_1_newlig_CCCCH23_step3_2_1", + "tm_react/ROST32_Ir4_Charge2_UHF5_swaplig_1_newlig_Clc1ccClcClcClc1Cl2_step7_-2_6", + "tm_react/MOR35_Pd4_Charge4_UHF4_swaplig_0_newlig_CPCc1ccccc11_rev_step7_4_5", + "tm_react/ROST16_Sc3_Charge1_UHF0_swaplig_0_newlig_ClCH21_step12_-1_1", + "tm_react/MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_CSiCC1_rev_step23_2_6", + "tm_react/MOR33_Ti4_Charge4_UHF0_swaplig_0_newlig_CC1NCCN12_rev_step9_4_1", + "tm_react/ROST52_Tm3_Charge1_UHF2_swaplig_1_newlig_I0_step5_-1_3", + "tm_react/ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_rev_step20_-2_5", + "tm_react/MOBH24_Hg2_Charge1_UHF0_swaplig_0_newlig_CPCCO4_step16_1_1", + "tm_react/MOBH15_Co3_Charge0_UHF4_swaplig_0_newlig_OC1CCCCCN10_step6_0_5", + "tm_react/MOR2_Pm3_Charge3_UHF4_swaplig_0_newlig_CNCCONCC4_rev_step12_3_5", + "tm_react/MOR33_Ti3_Charge3_UHF1_swaplig_0_newlig_NCc1ccccc10_step25_3_2", + "tm_react/MOR35_Re4_Charge4_UHF3_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step6_4_4", + "tm_react/MOR22_Ru3Bi3_Charge4_UHF5_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step8_4_6", + "tm_react/MOBH29_Ti3_Charge0_UHF1_swaplig_1_newlig_CCCCO4_rev_step12_0_2", + "tm_react/MOBH19_Ca2_Charge2_UHF0_swaplig_0_newlig_N1CNc2ccccc122_rev_step25_2_1", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step20_0_1", + "tm_react/MOR33_Sm3_Charge3_UHF5_swaplig_1_newlig_CNCCN4_step23_3_6", + "tm_react/MOR34_Pb4_Charge4_UHF0_swaplig_0_newlig_CPCC1_step15_4_1", + "tm_react/ROST34_Ce3_Charge0_UHF1_swaplig_0_newlig_Sec1ccccc10_step3_0_2", + "tm_react/ROST34_Ir3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step17_0_5", + "tm_react/MOR19_Bi3_Charge2_UHF0_swaplig_0_newlig_CNCCNNCC4_rev_step11_2_1", + "tm_react/MOBH32_Cd2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_rev_step0_-1_1", + "tm_react/MOR41_Sn4_Charge0_UHF0_swaplig_0_newlig_Br0_step12_0_1", + "tm_react/MOR31_Pt4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step34_2_5", + "tm_react/MOR31_Mg2_Charge0_UHF0_swaplig_0_newlig_CSOOO4_step28_0_1", + "tm_react/ROST35_Lu3_Charge2_UHF0_swaplig_0_newlig_OCO2_step3_-2_1", + "tm_react/MOR40_Rh3Hf4_Charge0_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step27_0_5", + "tm_react/MOBH14_Co3_Charge2_UHF4_swaplig_1_newlig_FTeFFFFO6_step18_2_6", + "tm_react/MOBH13_V4_Charge2_UHF1_swaplig_0_newlig_CNCCNNCC4_step2_2_2", + "tm_react/ROST32_Tc4_Charge2_UHF3_swaplig_1_newlig_OClOOO4_rev_step22_-2_4", + "tm_react/MOR29_W4_Charge2_UHF2_swaplig_0_newlig_O1BOc2ccccc121_step52_2_3", + "tm_react/ROST45_Pd4_Charge2_UHF4_swaplig_1_newlig_CNHCCc1ccccc19_rev_step3_2_5", + "tm_react/MOBH24_W4_Charge3_UHF2_swaplig_1_newlig_CCO2_rev_step11_3_3", + "tm_react/MOBH33_Eu2_Charge1_UHF7_swaplig_0_newlig_CCO2_rev_step22_-1_8", + "tm_react/MOR31_Pd2_Charge0_UHF2_swaplig_0_newlig_Brc1ccccc1COO9_rev_step19_0_3", + "tm_react/MOR33_Fe3_Charge3_UHF5_swaplig_0_newlig_Nc1ccccc10_rev_step5_3_6", + "tm_react/ROST35_Ru4_Charge1_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step1_-1_5", + "tm_react/MOR21_Fe3_Charge2_UHF5_swaplig_1_newlig_CSiCCO4_step8_-2_6", + "tm_react/MOR2_Al3_Charge3_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step5_3_1", + "tm_react/MOBH33_Mo4_Charge1_UHF2_swaplig_2_newlig_SCN2_rev_step22_1_3", + "tm_react/MOR33_Lu3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCC10_rev_step21_3_1", + "tm_react/MOR31_Hf4_Charge2_UHF0_swaplig_0_newlig_CCOO3_rev_step12_2_1", + "tm_react/MOR5_Pr3_Charge2_UHF2_swaplig_1_newlig_CSCO3_rev_step16_2_3", + "tm_react/ROST41_Yb3_Charge1_UHF1_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step30_1_2", + "tm_react/MOR30_Ca2_Charge0_UHF0_swaplig_0_newlig_I0_step11_0_1", + "tm_react/MOR31_Pd4_Charge2_UHF4_swaplig_0_newlig_CCCCCC5_step8_2_5", + "tm_react/MOBH24_Pb4_Charge3_UHF0_swaplig_0_newlig_CCO2_rev_step15_3_1", + "tm_react/MOBH19_Co2_Charge2_UHF3_swaplig_0_newlig_NN1NCNN14_rev_step38_2_4", + "tm_react/MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_FTeFFFFO6_step26_1_5", + "tm_react/ROST29_Ir4_Charge1_UHF5_swaplig_0_newlig_CSiCCCHSiCCC4_step9_1_6", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_On1ccccc10_step23_2_5", + "tm_react/MOBH28_Sn2_Charge1_UHF0_swaplig_0_newlig_CH30_step16_1_1", + "tm_react/MOR27_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFF1_rev_step43_2_1", + "tm_react/MOBH25_Zn2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC1S6_step13_1_1", + "tm_react/MOR33_Tl3_Charge3_UHF0_swaplig_0_newlig_NCOc1cccnc17_rev_step44_3_1", + "tm_react/MOBH28_Nd3_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step34_2_4", + "tm_react/MOR26_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_2_5", + "tm_react/ROST29_Sn4_Charge1_UHF0_swaplig_0_newlig_CSOOO4_step8_1_1", + "tm_react/ROST26_Fe2_Charge0_UHF4_swaplig_0_newlig_CNCCc1ccccc119_rev_step9_0_5", + "tm_react/MOBH12_Mn4_Charge0_UHF3_swaplig_0_newlig_CCCCCC5_rev_step8_0_4", + "tm_react/MOBH34_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_rev_step11_2_3", + "tm_react/ROST15_Ru3_Charge0_UHF5_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step26_0_6", + "tm_react/MOBH17_Os4_Charge4_UHF4_swaplig_0_newlig_N0_step12_4_5", + "tm_react/MOR30_Pt2_Charge0_UHF2_swaplig_0_newlig_CO1_rev_step1_0_3", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CSCO1_rev_step26_4_1", + "tm_react/ROST34_Pb2_Charge1_UHF0_swaplig_0_newlig_FCFFCOO6_step15_-1_1", + "tm_react/ROST15_La3_Charge0_UHF0_swaplig_2_newlig_CNCCSNCC4_step13_0_1", + "tm_react/MOR26_Y3_Charge1_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step9_1_1", + "tm_react/ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_ONO2_step2_0_1", + "tm_react/ROST34_Pb4_Charge1_UHF0_swaplig_0_newlig_SCN0_step5_1_1", + "tm_react/MOR20_Lu3_Charge2_UHF0_swaplig_2_newlig_CSiCCNc1ccccc14_step5_2_1", + "tm_react/MOR5_Pd2_Charge1_UHF2_swaplig_2_newlig_CN1CSeNc2ccccc123_step5_1_3", + "tm_react/ROST41_Cu2_Charge0_UHF1_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step21_0_2", + "tm_react/ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_SeCN2_rev_step29_-1_1", + "tm_react/MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccccc12_step15_2_4", + "tm_react/MOR7_W4_Charge4_UHF2_swaplig_1_newlig_CNCCONCC4_rev_step10_4_3", + "tm_react/MOR3_Ti2_Charge2_UHF2_swaplig_0_newlig_NCOc1cccnc17_rev_step1_2_3", + "tm_react/MOBH19_Pd0_Charge0_UHF0_swaplig_0_newlig_Cc1ccncc14_rev_step2_0_1", + "tm_react/ROST45_Os4_Charge2_UHF4_swaplig_1_newlig_CN1CCCNCC1O8_rev_step0_2_5", + "tm_react/MOR1_Sm3_Charge3_UHF5_swaplig_1_newlig_COPOCOC2_rev_step8_3_6", + "tm_react/MOR33_Sn4_Charge4_UHF0_swaplig_0_newlig_N0_rev_step29_4_1", + "tm_react/ROST34_Re4_Charge1_UHF3_swaplig_0_newlig_CSiCCNc1ccccc14_step14_1_4", + "tm_react/ROST41_Pd4_Charge2_UHF4_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step20_2_5", + "tm_react/MOBH10_Au1Ta5_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step12_2_1", + "tm_react/ROST16_Gd3_Charge1_UHF7_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_step4_-1_8", + "tm_react/MOR12_V3_Charge3_UHF2_swaplig_1_newlig_NCc1cccnc16_step8_3_3", + "tm_react/ROST26_Fe2_Charge0_UHF4_swaplig_0_newlig_BH2n1cccn1n1cccn1510_rev_step20_0_5", + "tm_react/ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step8_0_1", + "tm_react/ROST15_Eu3_Charge0_UHF6_swaplig_0_newlig_ClCClClCOO6_step19_0_7", + "tm_react/MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_Cc1ccncc14_step3_-1_1", + "tm_react/MOBH25_Pt2_Charge1_UHF2_swaplig_1_newlig_C1CCOC13_step12_1_3", + "tm_react/MOBH33_Pb2_Charge1_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step29_-1_1", + "tm_react/ROST40_Os4_Charge2_UHF4_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_rev_step43_2_5", + "tm_react/ROST41_In3_Charge1_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_rev_step12_1_1", + "tm_react/ROST59_La3_Charge1_UHF0_swaplig_2_newlig_CH30_rev_step3_-1_1", + "tm_react/MOR11_Os4_Charge2_UHF4_swaplig_2_newlig_CCCCPNCCCCCCCC5_step13_2_5", + "tm_react/MOR5_Pd4_Charge3_UHF4_swaplig_0_newlig_CNCCSNCC4_step55_3_5", + "tm_react/MOBH31_Mn2_Charge0_UHF5_swaplig_0_newlig_CCC1CCCONCONC1O10_step18_0_6", + "tm_react/ROST26_Cu2_Charge0_UHF1_swaplig_0_newlig_BH2n1cccn1n1cccn1510_step0_0_2", + "tm_react/MOR24_Ru4_Charge0_UHF4_swaplig_1_newlig_Nc1ccccc10_rev_step6_0_5", + "tm_react/ROST31_Sn4_Charge0_UHF0_swaplig_0_newlig_BH3CN2_step1_0_1", + "tm_react/MOR41_Al3_Charge1_UHF0_swaplig_2_newlig_OCOc1ccccc1NOONOO2_step10_-1_1", + "tm_react/MOR35_Mo4_Charge4_UHF2_swaplig_0_newlig_N1CCCN14_rev_step25_4_3", + "tm_react/MOR34_La3_Charge3_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step10_3_1", + "tm_react/ROST45_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step6_2_1", + "tm_react/ROST40_Ru3_Charge1_UHF5_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step7_1_6", + "tm_react/MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_N1CCCN14_rev_step18_0_1", + "tm_react/ROST31_Mn2_Charge2_UHF5_swaplig_0_newlig_CCOCFFFCFFF2_step18_-2_6", + "tm_react/ROST26_Tb3_Charge1_UHF6_swaplig_1_newlig_Br0_rev_step4_1_7", + "tm_react/MOBH9_Y3_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_step8_-1_1", + "tm_react/ROST26_Ca2_Charge0_UHF0_swaplig_1_newlig_F0_step3_0_1", + "tm_react/MOR35_Tc4_Charge4_UHF3_swaplig_1_newlig_O0_step16_4_4", + "tm_react/MOR11_Sn2_Charge0_UHF0_swaplig_2_newlig_F0_rev_step11_0_1", + "tm_react/MOR18_Lu3_Charge2_UHF0_swaplig_0_newlig_Clc1cccnc15_rev_step12_2_1", + "tm_react/ROST35_Co3_Charge2_UHF4_swaplig_0_newlig_ONOO3_step6_-2_5", + "tm_react/MOR12_Ru3_Charge3_UHF5_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step22_3_6", + "tm_react/MOR28_Ti3_Charge1_UHF1_swaplig_0_newlig_CC1COBOC1CC4_rev_step22_1_2", + "tm_react/MOR25_W4_Charge2_UHF2_swaplig_2_newlig_Se20_rev_step2_-2_3", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_Nc1ccncc14_rev_step7_2_1", + "tm_react/ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_c1ccccc13_rev_step16_-2_5", + "tm_react/MOR11_V2_Charge0_UHF3_swaplig_1_newlig_Fc1ccFcFcFc1F2_rev_step3_0_4", + "tm_react/MOR20_Ir4_Charge3_UHF5_swaplig_1_newlig_CN1CCNC1S6_rev_step2_3_6", + "tm_react/ROST34_Y3_Charge0_UHF0_swaplig_0_newlig_FCFCFFF1_step4_0_1", + "tm_react/MOR22_Rh3V3_Charge4_UHF6_swaplig_0_newlig_CH2c1ccccc10_rev_step12_4_7", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step4_0_3", + "tm_react/MOR38_Ir4_Charge4_UHF5_swaplig_0_newlig_CCCPCCCCCC3_rev_step26_4_6", + "tm_react/MOR33_Ce3_Charge3_UHF1_swaplig_1_newlig_NCOc1cccnc17_step1_3_2", + "tm_react/MOR11_Pb4_Charge2_UHF0_swaplig_2_newlig_OCN2_rev_step25_2_1", + "tm_react/MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_N1CCCN14_step2_0_1", + "tm_react/ROST52_Mn3_Charge1_UHF4_swaplig_0_newlig_Fc1ccccc14_rev_step0_-1_5", + "tm_react/MOR30_Cu2_Charge0_UHF1_swaplig_0_newlig_ClCH21_rev_step8_0_2", + "tm_react/ROST16_Be2_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_step19_-2_1", + "tm_react/ROST59_In3_Charge1_UHF0_swaplig_4_newlig_OCOc1ccccc1NOONOO2_rev_step8_-1_1", + "tm_react/ROST14_Sr2_Charge1_UHF0_swaplig_2_newlig_CN1CCCNCC1O8_step8_-1_1", + "tm_react/ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_Fc1ccccFc1c1ccccn1313_rev_step8_0_1", + "tm_react/MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CNCPONCCNCC4_step6_0_6", + "tm_react/MOBH15_Sc3_Charge0_UHF0_swaplig_0_newlig_COPOCOC2_rev_step23_0_1", + "tm_react/ROST20_V4_Charge2_UHF1_swaplig_1_newlig_Cc1ccncc14_step3_2_2", + "tm_react/MOR18_Co3_Charge2_UHF4_swaplig_0_newlig_SC1NCCCN10_rev_step18_2_5", + "tm_react/ROST21_Os4_Charge2_UHF4_swaplig_0_newlig_NH3CCOO4_rev_step0_2_5", + "tm_react/ROST15_Dy3_Charge0_UHF5_swaplig_0_newlig_CCOO3_rev_step11_0_6", + "tm_react/MOBH24_Pd4_Charge3_UHF4_swaplig_0_newlig_C1CCOC13_rev_step6_3_5", + "tm_react/ROST31_Y3_Charge1_UHF0_swaplig_0_newlig_CCO1_rev_step14_-1_1", + "tm_react/MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_SeCN2_step6_3_1", + "tm_react/MOBH35_Re4_Charge4_UHF3_swaplig_0_newlig_CCCO3_rev_step25_4_4", + "tm_react/MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step48_0_3", + "tm_react/ROST21_Pd4_Charge2_UHF4_swaplig_0_newlig_CNCCONCC4_step1_2_5", + "tm_react/MOBH34_Tc4_Charge2_UHF3_swaplig_0_newlig_CCOO3_rev_step1_2_4", + "tm_react/MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_CCCPCCCCCC3_step0_2_8", + "tm_react/MOR20_V3_Charge2_UHF2_swaplig_2_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step4_2_3", + "tm_react/MOBH13_Sc3_Charge1_UHF0_swaplig_0_newlig_CCOCC2_rev_step2_1_1", + "tm_react/ROST41_In3_Charge1_UHF0_swaplig_0_newlig_CNCCCNCC15_step31_1_1", + "tm_react/MOR30_Pb2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step24_0_1", + "tm_react/MOR33_Tc4_Charge4_UHF3_swaplig_0_newlig_CPCCO4_step37_4_4", + "tm_react/MOR41_Al3_Charge1_UHF0_swaplig_2_newlig_Fc1cFcFcScFc1F7_rev_step13_-1_1", + "tm_react/MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_CSCO1_rev_step3_1_3", + "tm_react/ROST41_Mn2_Charge0_UHF5_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step13_0_6", + "tm_react/MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_Fc1cFcFcScFc1F7_step30_1_8", + "tm_react/MOR28_Tl3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step3_1_1", + "tm_react/MOBH25_V4_Charge3_UHF1_swaplig_0_newlig_c1ccncc13_step12_3_2", + "tm_react/MOR10_Rh3_Charge2_UHF4_swaplig_0_newlig_CCN2_rev_step2_2_5", + "tm_react/ROST26_Eu2_Charge0_UHF7_swaplig_1_newlig_OCO2_step14_0_8", + "tm_react/MOR2_Mn3_Charge3_UHF4_swaplig_1_newlig_CN1CCNCC1Se7_rev_step11_3_5", + "tm_react/MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_NCc1ccccc10_step14_-1_1", + "tm_react/MOR11_Pt4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_rev_step6_2_5", + "tm_react/MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CCCO3_rev_step17_-1_1", + "tm_react/MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_NCNCN0_step22_2_1", + "tm_react/MOBH35_Eu2_Charge2_UHF7_swaplig_0_newlig_Br0_rev_step11_2_8", + "tm_react/ROST53_V4_Charge0_UHF1_swaplig_0_newlig_CCCCCC5_rev_step6_0_2", + "tm_react/MOR12_Ca2_Charge2_UHF0_swaplig_1_newlig_CCN2_rev_step1_2_1", + "tm_react/MOR1_In3_Charge3_UHF0_swaplig_1_newlig_CCPCCCC2_step0_3_1", + "tm_react/MOBH35_Cr2_Charge2_UHF4_swaplig_0_newlig_FCFF1_rev_step17_2_5", + "tm_react/ROST21_W4_Charge2_UHF2_swaplig_0_newlig_CCNO3_rev_step15_2_3", + "tm_react/MOR27_Ir3_Charge1_UHF4_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step42_1_5", + "tm_react/MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_NCOc1ccncc16_rev_step31_2_1", + "tm_react/MOR13_Tl3_Charge2_UHF0_swaplig_0_newlig_NCCCN04_rev_step4_2_1", + "tm_react/MOBH28_Yb3_Charge2_UHF1_swaplig_0_newlig_NCNCN0_rev_step13_2_2", + "tm_react/MOBH15_In3_Charge0_UHF0_swaplig_0_newlig_CC1CCNN1C4_step0_0_1", + "tm_react/ROST34_Zr4_Charge1_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_rev_step2_1_1", + "tm_react/ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_step22_-1_2", + "tm_react/MOBH24_Mg2_Charge1_UHF0_swaplig_1_newlig_COPOCOC2_step1_1_1", + "tm_react/MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_Brc1cccnc15_rev_step27_2_1", + "tm_react/MOR27_Re4_Charge2_UHF3_swaplig_0_newlig_Cl0_rev_step25_2_4", + "tm_react/ROST21_V4_Charge2_UHF1_swaplig_0_newlig_CCPCCCC2_step9_2_2", + "tm_react/MOR26_Ir4_Charge2_UHF5_swaplig_0_newlig_CH2c1ccccc10_rev_step16_2_6", + "tm_react/MOR38_Pt4_Charge4_UHF4_swaplig_0_newlig_OC1_step22_4_5", + "tm_react/MOR20_Pt4_Charge3_UHF4_swaplig_1_newlig_O0_rev_step13_3_5", + "tm_react/MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_I0_rev_step1_0_5", + "tm_react/MOBH14_Hf4_Charge3_UHF0_swaplig_1_newlig_Fc1ccccc14_step1_3_2", + "tm_react/MOR5_W4_Charge3_UHF2_swaplig_2_newlig_CN1CCNC1S6_step2_3_3", + "tm_react/MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_FCFFCOO6_step25_0_4", + "tm_react/MOR31_Hg2_Charge0_UHF0_swaplig_0_newlig_I0_rev_step42_0_1", + "tm_react/MOR33_Tb3_Charge3_UHF6_swaplig_0_newlig_N0_step10_3_7", + "tm_react/ROST13_Eu2_Charge0_UHF7_swaplig_1_newlig_CSCO1_step20_0_8", + "tm_react/ROST53_Re4_Charge0_UHF3_swaplig_0_newlig_CCCCH23_rev_step7_0_4", + "tm_react/MOBH28_Pt4_Charge3_UHF4_swaplig_0_newlig_COCO2_rev_step16_3_5", + "tm_react/MOR8_Y3_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step9_2_1", + "tm_react/ROST13_Al3_Charge1_UHF0_swaplig_1_newlig_OC1CCCCCN10_step13_1_1", + "tm_react/MOR40_Ir3Ca2_Charge2_UHF4_swaplig_0_newlig_CSiCCO4_rev_step6_-2_5", + "tm_react/ROST13_Co2_Charge0_UHF3_swaplig_1_newlig_CSCO1_step21_0_4", + "tm_react/MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_C1CCOC13_rev_step6_4_5", + "tm_react/MOBH17_Ba2_Charge2_UHF0_swaplig_0_newlig_Nc1ccncc14_rev_step7_2_1", + "tm_react/MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step6_0_3", + "tm_react/ROST34_Pd2_Charge1_UHF2_swaplig_0_newlig_CCc1ccccc10_step10_-1_3", + "tm_react/MOR12_Sc3_Charge3_UHF0_swaplig_0_newlig_CCOCC2_step1_3_1", + "tm_react/MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step41_0_1", + "tm_react/MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step18_2_1", + "tm_react/MOBH28_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step11_1_2", + "tm_react/ROST21_Ti4_Charge2_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step1_2_1", + "tm_react/MOBH19_Hg2_Charge2_UHF0_swaplig_0_newlig_NCNO3_rev_step10_2_1", + "tm_react/ROST26_Co3_Charge1_UHF4_swaplig_1_newlig_SCN2_rev_step11_1_5", + "tm_react/ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_FBFFF0_step32_-1_3", + "tm_react/ROST15_Nd3_Charge0_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step6_0_4", + "tm_react/MOBH12_Ti4_Charge0_UHF0_swaplig_2_newlig_C2CCc1ccccc1c1ccccc10_step6_0_1", + "tm_react/MOR37_W4_Charge4_UHF2_swaplig_0_newlig_Brc1cccnc15_rev_step12_4_3", + "tm_react/MOBH34_Zn2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_step2_0_1", + "tm_react/MOR27_V3_Charge1_UHF2_swaplig_0_newlig_Fc1cFcFcScFc1F7_step10_1_3", + "tm_react/MOBH5_Pd4_Charge3_UHF4_swaplig_1_newlig_NCc1ccccc10_step9_3_5", + "tm_react/ROST34_Yb3_Charge0_UHF1_swaplig_0_newlig_Cl0_step35_0_2", + "tm_react/MOR38_W4_Charge4_UHF2_swaplig_0_newlig_CCCO3_rev_step7_4_3", + "tm_react/MOBH14_In3_Charge2_UHF0_swaplig_0_newlig_NCc1ccncc15_step7_2_2", + "tm_react/MOR26_La3_Charge1_UHF0_swaplig_0_newlig_CCc1ccccc10_rev_step8_1_1", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step18_2_1", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_On1ccccc10_step14_2_2", + "tm_react/ROST15_Rh3_Charge0_UHF4_swaplig_0_newlig_OC1NSOOc2ccccc122_step26_0_5", + "tm_react/ROST34_Sn4_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step34_1_1", + "tm_react/MOBH4_Ti3_Charge1_UHF1_swaplig_0_newlig_OClOOO4_step1_-1_2", + "tm_react/ROST40_Ga3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step36_1_1", + "tm_react/MOBH30_W4_Charge2_UHF2_swaplig_0_newlig_SePSec1ccccc1c1ccccc102_rev_step32_2_3", + "tm_react/MOBH29_Ir3_Charge0_UHF4_swaplig_1_newlig_FCFCFFF1_step12_0_5", + "tm_react/MOR41_Gd3_Charge1_UHF7_swaplig_1_newlig_CN1CCCNCC1O8_rev_step27_-1_8", + "tm_react/MOBH32_Pd2_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step12_-1_3", + "tm_react/MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_Tec1ccccc10_rev_step15_1_6", + "tm_react/ROST32_Ru4_Charge2_UHF4_swaplig_0_newlig_CC1COBOC1CC4_rev_step18_-2_5", + "tm_react/MOR11_Zn2_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Nc1ccccc16_step1_0_1", + "tm_react/MOR39_Fe3Nd3_Charge4_UHF8_swaplig_0_newlig_CC1NCCN12_rev_step12_4_9", + "tm_react/MOR21_Fe3_Charge2_UHF5_swaplig_1_newlig_c1ccccc13_step14_-2_6", + "tm_react/ROST16_Fe2_Charge2_UHF4_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step5_-2_5", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_Oc1ccccc1COO9_rev_step10_1_2", + "tm_react/ROST32_W4_Charge2_UHF2_swaplig_1_newlig_CCCc1ccccCCCc1O12_rev_step2_-2_3", + "tm_react/MOBH32_Os4_Charge1_UHF4_swaplig_0_newlig_CN1CCNC14_rev_step17_1_5", + "tm_react/MOBH12_Mo4_Charge0_UHF2_swaplig_1_newlig_S1CCNC13_step13_0_3", + "tm_react/MOR11_Ni2_Charge0_UHF2_swaplig_2_newlig_COCO2_step0_0_3", + "tm_react/ROST13_Eu3_Charge1_UHF6_swaplig_1_newlig_CN1CCNCC1Se7_step3_1_7", + "tm_react/MOR27_Zr4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step32_2_1", + "tm_react/MOR31_Ir4_Charge2_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step25_2_6", + "tm_react/MOR33_Ho3_Charge3_UHF4_swaplig_1_newlig_CPCc1ccccc11_step10_3_5", + "tm_react/ROST13_Eu2_Charge0_UHF7_swaplig_1_newlig_CNCCSNCC4_rev_step14_0_8", + "tm_react/ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step8_-1_6", + "tm_react/MOR11_Be2_Charge0_UHF0_swaplig_2_newlig_OCOc1ccccc12_rev_step13_0_1", + "tm_react/MOR29_V4_Charge2_UHF1_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step56_2_2", + "tm_react/ROST37_Mn4_Charge1_UHF3_swaplig_0_newlig_Sec1ccccc10_step6_1_4", + "tm_react/ROST34_Sr2_Charge1_UHF0_swaplig_0_newlig_SeCN2_rev_step24_-1_1", + "tm_react/MOR30_Pb4_Charge2_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step19_2_1", + "tm_react/MOR29_Ba2_Charge0_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step26_0_1", + "tm_react/MOR33_Tl3_Charge3_UHF0_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step6_3_1", + "tm_react/MOR24_Zr4_Charge0_UHF0_swaplig_1_newlig_CN1CCCNCC1O8_step1_0_1", + "tm_react/MOBH34_Sn4_Charge2_UHF0_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step10_2_1", + "tm_react/ROST37_Ti3_Charge0_UHF1_swaplig_0_newlig_Br0_rev_step6_0_2", + "tm_react/MOR27_La3_Charge1_UHF0_swaplig_0_newlig_NC1_rev_step43_1_1", + "tm_react/MOR33_Ti4_Charge4_UHF0_swaplig_0_newlig_OC1_step15_4_1", + "tm_react/MOBH19_Ir4_Charge4_UHF5_swaplig_0_newlig_NCOc1ccncc16_step4_4_6", + "tm_react/MOR35_Sm3_Charge3_UHF5_swaplig_1_newlig_CN1CCNCC1Se7_rev_step30_3_6", + "tm_react/MOBH5_Hg2_Charge1_UHF0_swaplig_1_newlig_CCO2_rev_step2_1_1", + "tm_react/ROST40_Fe3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step16_1_6", + "tm_react/MOR38_Mo4_Charge4_UHF2_swaplig_0_newlig_CO1_rev_step24_4_3", + "tm_react/MOR5_Ho3_Charge2_UHF4_swaplig_0_newlig_Brc1cccnc15_rev_step8_2_5", + "tm_react/MOBH28_Os4_Charge3_UHF4_swaplig_0_newlig_FCFFCOO6_rev_step9_3_5", + "tm_react/MOR40_La3Cu2_Charge2_UHF1_swaplig_1_newlig_SeCN2_rev_step13_-2_2", + "tm_react/MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step35_1_5", + "tm_react/ROST15_Cd2_Charge1_UHF0_swaplig_1_newlig_OC1CCCCCN10_step3_-1_1", + "tm_react/ROST35_In3_Charge2_UHF0_swaplig_0_newlig_CSiCCCH24_step12_-2_1", + "tm_react/MOBH19_Fe2_Charge2_UHF4_swaplig_0_newlig_CC1NCCN12_step31_2_5", + "tm_react/MOR26_Ti4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step7_2_1", + "tm_react/MOBH8_Y3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step10_-1_1", + "tm_react/ROST5_Ho3_Charge3_UHF4_swaplig_0_newlig_NCCN03_step7_3_5", + "tm_react/ROST31_Sr2_Charge2_UHF0_swaplig_0_newlig_CO1_step0_-2_1", + "tm_react/MOBH3_Pt4_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step9_0_5", + "tm_react/MOBH12_Zr4_Charge0_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_step9_0_1", + "tm_react/MOR5_Pd4_Charge3_UHF4_swaplig_2_newlig_CC1CCNN1C4_rev_step32_3_5", + "tm_react/MOR23a_Hf4_Charge3_UHF0_swaplig_1_newlig_Nc1ccncc14_step0_3_1", + "tm_react/MOBH13_Mn4_Charge2_UHF3_swaplig_1_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step14_2_4", + "tm_react/ROST20_Pd4_Charge2_UHF4_swaplig_1_newlig_COPOCOC2_rev_step5_2_5", + "tm_react/MOR12_Eu2_Charge2_UHF7_swaplig_1_newlig_CSCO1_rev_step12_2_8", + "tm_react/ROST32_Pb4_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step4_-2_1", + "tm_react/MOR30_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step5_0_1", + "tm_react/MOR27_Pt4_Charge2_UHF4_swaplig_0_newlig_Tec1ccccc10_step36_2_5", + "tm_react/MOR12_Cr3_Charge3_UHF3_swaplig_0_newlig_S1CCNC13_rev_step8_3_4", + "tm_react/ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_c1cccnc1c1ccccn1411_rev_step7_1_7", + "tm_react/MOBH5_Ca2_Charge1_UHF0_swaplig_0_newlig_OC1_step6_1_1", + "tm_react/MOBH31_Mg2_Charge0_UHF0_swaplig_0_newlig_SeCN2_step3_0_1", + "tm_react/MOBH17_Ca2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step16_2_1", + "tm_react/MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step9_-1_1", + "tm_react/MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_O1BOc2ccccc121_step33_0_4", + "tm_react/MOR19_Ti4_Charge3_UHF0_swaplig_0_newlig_NCc1ccccc10_step14_3_1", + "tm_react/MOR29_Be2_Charge0_UHF0_swaplig_0_newlig_FCFCFFF1_rev_step5_0_1", + "tm_react/ROST15_Ga3_Charge0_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_step38_0_1", + "tm_react/MOR41_W4_Charge0_UHF2_swaplig_1_newlig_Nc1ccncc14_step15_0_3", + "tm_react/MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step23_1_3", + "tm_react/MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step23_4_6", + "tm_react/MOR33_Co3_Charge3_UHF4_swaplig_1_newlig_CNCCN4_step26_3_5", + "tm_react/MOR23a_Y3_Charge2_UHF0_swaplig_2_newlig_ONOc1cccOcc1NOONOO7_rev_step8_2_1", + "tm_react/MOR11_Hf4_Charge2_UHF0_swaplig_1_newlig_CH2c1ccccc10_rev_step17_2_1", + "tm_react/MOBH17_Pb2_Charge2_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step8_2_1", + "tm_react/MOBH17_Pt4_Charge4_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step11_4_5", + "tm_react/ROST33_Re4_Charge1_UHF3_swaplig_0_newlig_c1ccccc13_rev_step9_-1_4", + "tm_react/ROST15_Mn2_Charge1_UHF5_swaplig_2_newlig_SC1NCCCC10_rev_step42_-1_6", + "tm_react/MOR37_W4_Charge4_UHF2_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step10_4_3", + "tm_react/MOBH10_Hg1Ta5_Charge2_UHF1_swaplig_0_newlig_NC1_rev_step3_2_2", + "tm_react/MOR22_Eu3Au3_Charge4_UHF8_swaplig_0_newlig_CCCCPNCCCCCCCC5_step7_4_9", + "tm_react/MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_CNCCNNCC4_rev_step2_3_3", + "tm_react/ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step20_-1_4", + "tm_react/MOBH25_Sr2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step12_1_1", + "tm_react/MOBH19_Ce4_Charge4_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_step2_4_1", + "tm_react/MOR11_Pd2_Charge0_UHF2_swaplig_2_newlig_ClCH21_step10_0_3", + "tm_react/MOR35_Pb4_Charge4_UHF0_swaplig_1_newlig_CCNCCCOc1cccnc111_rev_step21_4_1", + "tm_react/ROST33_Co3_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step22_-2_5", + "tm_react/MOR10_Y3_Charge2_UHF0_swaplig_0_newlig_Cc1ccncc14_step0_2_1", + "tm_react/MOR39_Co3Co3_Charge4_UHF8_swaplig_0_newlig_S1CCNC13_rev_step8_4_9", + "tm_react/MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_CNCSNC3_step16_3_1", + "tm_react/MOBH34_Ti4_Charge2_UHF0_swaplig_0_newlig_CCOO3_step18_2_1", + "tm_react/MOBH6_In3_Charge2_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step10_2_2", + "tm_react/MOR27_Pb4_Charge2_UHF0_swaplig_0_newlig_FCFF1_step11_2_1", + "tm_react/ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_Br0_step13_-2_1", + "tm_react/MOBH28_Pd4_Charge3_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step19_3_5", + "tm_react/MOR30_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_rev_step4_2_3", + "tm_react/MOR2_Pb2_Charge2_UHF0_swaplig_0_newlig_CCO2_rev_step17_2_1", + "tm_react/MOR11_Ti4_Charge2_UHF0_swaplig_2_newlig_CCCCPNCCCCCCCC5_rev_step2_2_1", + "tm_react/MOR26_Ru3_Charge1_UHF5_swaplig_0_newlig_SCN0_rev_step21_1_6", + "tm_react/MOR5_Tl3_Charge2_UHF0_swaplig_1_newlig_NCOc1ccncc16_rev_step7_2_1", + "tm_react/MOBH9_Lu3_Charge1_UHF0_swaplig_0_newlig_CCCO3_step18_-1_1", + "tm_react/MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_NN1NCNN14_rev_step17_1_6", + "tm_react/ROST14_Bi3_Charge0_UHF0_swaplig_2_newlig_CCNCCCOc1cccnc111_rev_step16_0_1", + "tm_react/ROST31_Eu2_Charge2_UHF7_swaplig_0_newlig_ClCClCOO5_rev_step8_-2_8", + "tm_react/MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step20_0_1", + "tm_react/MOBH15_Rh3_Charge0_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step8_0_5", + "tm_react/MOBH13_Mn3_Charge1_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step9_1_5", + "tm_react/MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_rev_step12_2_1", + "tm_react/MOBH23_Tc4_Charge1_UHF3_swaplig_0_newlig_CC1NCCN12_step7_1_4", + "tm_react/ROST16_Ru3_Charge1_UHF5_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step7_-1_6", + "tm_react/MOR5_Sn2_Charge1_UHF0_swaplig_2_newlig_S1CCNC13_rev_step1_1_1", + "tm_react/MOBH13_Ru3_Charge1_UHF5_swaplig_1_newlig_CSiCCNc1ccccc14_step7_1_6", + "tm_react/MOBH28_Be2_Charge1_UHF0_swaplig_0_newlig_CSiCC1_rev_step25_1_1", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_ClCH21_step81_0_3", + "tm_react/MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step2_0_1", + "tm_react/MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_Cc1ccCccc1NCCCC8_rev_step12_2_3", + "tm_react/ROST15_Co2_Charge1_UHF3_swaplig_0_newlig_SCN2_step36_-1_4", + "tm_react/ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_ClCClCOO5_rev_step12_-2_4", + "tm_react/ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step17_0_3", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step14_2_1", + "tm_react/MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_Br0_step20_0_5", + "tm_react/MOR19_Lu3_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc1N1CCNC111_rev_step9_2_1", + "tm_react/MOBH35_Re4_Charge4_UHF3_swaplig_0_newlig_OCN2_step34_4_4", + "tm_react/MOR23_Pd4_Charge3_UHF4_swaplig_0_newlig_CN1CCNC1S6_step12_3_5", + "tm_react/MOBH17_Pt2_Charge2_UHF2_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step31_2_3", + "tm_react/ROST34_La3_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step14_0_1", + "tm_react/ROST13_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step12_0_1", + "tm_react/MOBH29_Pb4_Charge1_UHF0_swaplig_1_newlig_FCFF1_step0_1_1", + "tm_react/MOR5_Mn2_Charge1_UHF5_swaplig_2_newlig_C1N2CN3CN1CPC2C37_step14_1_6", + "tm_react/ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_Cc1ccccNc2ccccc2COOc1C15_step23_-1_4", + "tm_react/MOBH33_Ru4_Charge1_UHF4_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step6_1_5", + "tm_react/ROST21_V4_Charge2_UHF1_swaplig_0_newlig_CN1CCNC14_step8_2_2", + "tm_react/MOR34_Y3_Charge3_UHF0_swaplig_0_newlig_CNCCO4_rev_step35_3_1", + "tm_react/MOR26_Pt4_Charge2_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step8_2_5", + "tm_react/MOR5_Tl3_Charge2_UHF0_swaplig_2_newlig_CPCC1_step23_2_1", + "tm_react/MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CSCO1_rev_step9_4_1", + "tm_react/MOR30_Sn4_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step2_2_1", + "tm_react/ROST34_Au3_Charge0_UHF2_swaplig_0_newlig_Fc1ccFcFcFc1F2_step1_0_3", + "tm_react/MOBH13_Ce3_Charge1_UHF1_swaplig_1_newlig_OC1NSOOc2ccccc122_step17_1_2", + "tm_react/MOBH25_Sr2_Charge1_UHF0_swaplig_0_newlig_N0_step6_1_1", + "tm_react/ROST16_Rh3_Charge1_UHF4_swaplig_0_newlig_FCFFSOOO7_step6_-1_5", + "tm_react/ROST22_Hf4_Charge1_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step10_1_1", + "tm_react/MOR27_Ce3_Charge1_UHF1_swaplig_0_newlig_CCOO3_step27_1_2", + "tm_react/MOBH31_Ni2_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step8_0_3", + "tm_react/MOR34_Ce4_Charge4_UHF0_swaplig_0_newlig_CCCPCCCCCC3_step1_4_1", + "tm_react/MOR29_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCCH23_rev_step5_2_1", + "tm_react/MOBH23_Os4_Charge1_UHF4_swaplig_0_newlig_OC1_step12_1_5", + "tm_react/MOBH4_Mg2_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_step6_-2_1", + "tm_react/MOR1_Cd2_Charge2_UHF0_swaplig_0_newlig_CO1_rev_step7_2_1", + "tm_react/MOBH24_Os4_Charge3_UHF4_swaplig_0_newlig_NCNO3_rev_step1_3_5", + "tm_react/MOBH9_La3_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_step2_-1_1", + "tm_react/ROST31_In3_Charge1_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step4_-1_1", + "tm_react/ROST15_Sr2_Charge1_UHF0_swaplig_1_newlig_Cc1ccncc14_step3_-1_1", + "tm_react/MOBH24_Cr2_Charge1_UHF4_swaplig_0_newlig_Clc1cccnc15_rev_step0_1_5", + "tm_react/MOBH15_Ga3_Charge0_UHF0_swaplig_0_newlig_Clc1cccnc15_step3_0_1", + "tm_react/MOR28_Ir3_Charge1_UHF4_swaplig_0_newlig_NC1_step53_1_5", + "tm_react/MOR41_W4_Charge0_UHF2_swaplig_1_newlig_Nc1ccncc14_step7_0_3", + "tm_react/MOBH32_Tc4_Charge1_UHF3_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step13_1_4", + "tm_react/ROST31_Pt2_Charge2_UHF2_swaplig_0_newlig_OCOc1ccccc1NOO2_rev_step11_-2_3", + "tm_react/ROST31_Tc4_Charge0_UHF3_swaplig_0_newlig_Oc1ccccc1COO9_step10_0_4", + "tm_react/ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_OClOOO4_step26_-1_3", + "tm_react/MOBH28_Al3_Charge2_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step26_2_1", + "tm_react/MOBH15_Y3_Charge0_UHF0_swaplig_0_newlig_N1CCNC13_rev_step42_0_1", + "tm_react/MOR19_V3_Charge2_UHF2_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step8_2_3", + "tm_react/MOR1_V2_Charge2_UHF3_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step9_2_4", + "tm_react/ROST15_Tm3_Charge0_UHF2_swaplig_1_newlig_CO1_step27_0_3", + "tm_react/MOBH4_Y3_Charge1_UHF0_swaplig_0_newlig_FCFFSOOO7_step11_-1_1", + "tm_react/ROST33_In3_Charge2_UHF0_swaplig_0_newlig_FBFFF0_rev_step12_-2_1", + "tm_react/MOR29_W4_Charge2_UHF2_swaplig_0_newlig_COCO2_step14_2_3", + "tm_react/MOR18_Pt4_Charge3_UHF4_swaplig_0_newlig_CSC1_rev_step41_3_5", + "tm_react/ROST40_Mn3_Charge1_UHF4_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step20_1_5", + "tm_react/MOBH31_Ni2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_step3_0_3", + "tm_react/MOR27_Tl3_Charge1_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step14_1_1", + "tm_react/MOBH34_Fe2_Charge0_UHF4_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step5_0_5", + "tm_react/MOBH34_Be2_Charge0_UHF0_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step16_0_1", + "tm_react/ROST29_Mn3_Charge0_UHF4_swaplig_0_newlig_Oc1ccccc1COO9_step2_0_5", + "tm_react/ROST15_Nd3_Charge0_UHF3_swaplig_1_newlig_NCNS3_step41_0_4", + "tm_react/MOR33_Ir4_Charge4_UHF5_swaplig_0_newlig_C1N2CN3CN1CNC2C31_rev_step26_4_6", + "tm_react/MOR30_Hg2_Charge0_UHF0_swaplig_0_newlig_OCO2_step29_0_1", + "tm_react/MOR39_Ga3Pr3_Charge4_UHF2_swaplig_0_newlig_c1ccncc13_rev_step20_4_3", + "tm_react/MOR23_Yb3_Charge2_UHF1_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step9_2_2", + "tm_react/ROST32_Ti4_Charge2_UHF0_swaplig_0_newlig_I0_rev_step1_-2_1", + "tm_react/ROST5_V2_Charge2_UHF3_swaplig_0_newlig_NNCNS04_rev_step6_2_4", + "tm_react/ROST15_Er3_Charge0_UHF3_swaplig_1_newlig_C1N2CN3CN1CNC2C31_step36_0_4", + "tm_react/MOBH28_Ti2_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step12_1_3", + "tm_react/MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_OCN2_step3_0_3", + "tm_react/MOR3_Pd2_Charge2_UHF2_swaplig_0_newlig_COPOCOC2_rev_step9_2_3", + "tm_react/MOR12_Ni2_Charge2_UHF2_swaplig_1_newlig_NCOc1ccncc16_step12_2_3", + "tm_react/ROST15_In3_Charge0_UHF0_swaplig_0_newlig_CSiCCCC5_step0_0_1", + "tm_react/MOBH26_Lu3_Charge1_UHF0_swaplig_2_newlig_COCO2_step8_1_1", + "tm_react/MOR34_Hf4_Charge4_UHF0_swaplig_0_newlig_CSCO3_rev_step3_4_1", + "tm_react/MOBH29_Ga3_Charge0_UHF0_swaplig_1_newlig_CSiCCNc1ccccc14_rev_step8_0_1", + "tm_react/MOR40_Tm3Sr2_Charge2_UHF2_swaplig_0_newlig_O1BOc2ccccc121_step15_-2_3", + "tm_react/MOR39_Ga3Rh3_Charge4_UHF4_swaplig_0_newlig_CNCCSNCC4_step21_4_5", + "tm_react/MOR29_Ni2_Charge0_UHF2_swaplig_0_newlig_OCN2_step33_0_3", + "tm_react/ROST15_V3_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step25_0_3", + "tm_react/MOR29_W4_Charge2_UHF2_swaplig_0_newlig_CO1_step81_2_3", + "tm_react/MOR33_Sm3_Charge3_UHF5_swaplig_0_newlig_NCc1ccncc15_step28_3_6", + "tm_react/MOR11_Ti2_Charge0_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_step9_0_3", + "tm_react/MOBH34_Cr2_Charge0_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step21_0_5", + "tm_react/MOBH10_Au1Nb5_Charge2_UHF0_swaplig_0_newlig_Oc1ccccc1COO9_step4_2_1", + "tm_react/ROST15_Ce3_Charge0_UHF1_swaplig_2_newlig_CNCCN4_rev_step29_0_2", + "tm_react/ROST16_V4_Charge0_UHF1_swaplig_0_newlig_CC1COBOC1CC4_step11_0_2", + "tm_react/ROST15_Be2_Charge1_UHF0_swaplig_2_newlig_CN1NCOCC1Cc1ccccc14_rev_step13_-1_1", + "tm_react/MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_CO1_rev_step4_1_6", + "tm_react/MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step9_0_1", + "tm_react/MOR28_Pd4_Charge2_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step7_2_5", + "tm_react/MOBH26_Pb2_Charge0_UHF0_swaplig_1_newlig_SC1NCCCN10_step8_0_1", + "tm_react/MOR34_Fe3_Charge3_UHF5_swaplig_1_newlig_S1CCNC13_rev_step7_3_6", + "tm_react/MOR33_Os4_Charge4_UHF4_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step25_4_5", + "tm_react/MOR23_Ru3_Charge2_UHF5_swaplig_1_newlig_CSC1_step18_2_6", + "tm_react/ROST15_Ni2_Charge1_UHF2_swaplig_0_newlig_CCOO3_rev_step6_-1_3", + "tm_react/MOR18_Yb3_Charge2_UHF1_swaplig_1_newlig_c1ccncc13_rev_step36_2_2", + "tm_react/MOBH33_Mo4_Charge1_UHF2_swaplig_0_newlig_CNCCO4_rev_step7_1_3", + "tm_react/ROST32_V4_Charge2_UHF1_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step11_-2_2", + "tm_react/MOBH25_Tc4_Charge3_UHF3_swaplig_0_newlig_CCCN3_rev_step4_3_4", + "tm_react/ROST34_Eu2_Charge1_UHF7_swaplig_0_newlig_CCOCFFFCFFF2_step21_-1_8", + "tm_react/MOR19_Al3_Charge2_UHF0_swaplig_0_newlig_CSC1_step33_2_1", + "tm_react/ROST14_Be2_Charge1_UHF0_swaplig_2_newlig_Nc1ccccc10_step4_-1_1", + "tm_react/ROST52_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_step2_-1_2", + "tm_react/ROST33_Hf4_Charge1_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_rev_step12_-1_1", + "tm_react/MOR19_Tl3_Charge2_UHF0_swaplig_1_newlig_Nc1ccccn16_rev_step21_2_1", + "tm_react/MOR31_W4_Charge2_UHF2_swaplig_0_newlig_CH30_rev_step35_2_3" + ], + "hftyp": [ + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF" + ], + "n_calc": 1594, + "merged_from": [ + "shard_t01_0001_01.zarr", + "shard_t01_0001_02.zarr", + "shard_t01_0002_00.zarr", + "shard_t01_0002_01.zarr", + "shard_t02_0000_00.zarr", + "shard_t02_0000_01.zarr", + "shard_t02_0000_02.zarr", + "shard_t02_0001_00.zarr", + "shard_t02_0001_01.zarr", + "shard_t02_0001_02.zarr", + "shard_t02_0002_00.zarr", + "shard_t02_0002_01.zarr", + "shard_t03_0000_00.zarr" + ], + "occ_derived_verified": true + }, + "zarr_format": 3, + "consolidated_metadata": { + "kind": "inline", + "must_understand": false, + "metadata": { + "atom_f8": { + "shape": [ + 94377, + 21 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 98973, + 21 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 10997, + 21 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_shell": { + "shape": [ + 94377, + 25 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 98973, + 25 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 10997, + 25 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_z": { + "shape": [ + 94377 + ], + "data_type": "int16", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 98973 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 10997 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 2, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a": { + "shape": [ + 293215898 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 293601280 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b": { + "shape": [ + 288757634 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 289406976 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "flags": { + "shape": [ + 1594, + 6 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 6 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 6 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a": { + "shape": [ + 1634021295 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b": { + "shape": [ + 1634021295 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_f8": { + "shape": [ + 1594, + 10 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 10 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 10 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_flags": { + "shape": [ + 1594, + 11 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 11 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 11 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_i": { + "shape": [ + 1594, + 4 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 4 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 4 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_a": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_b": { + "shape": [ + 2155856 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 2270970 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 252330 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_index": { + "shape": [ + 307604, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323028, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35892, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_value": { + "shape": [ + 307604 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 323028 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35892 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_index": { + "shape": [ + 180056, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 198440, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19844, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_value": { + "shape": [ + 180056 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 198440 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19844 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_index": { + "shape": [ + 535404, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 592380, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 59238, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_offsets": { + "shape": [ + 1595 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1595 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1595 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_value": { + "shape": [ + 535404 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 592380 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 59238 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_f8": { + "shape": [ + 1594, + 38 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 38 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 38 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_i": { + "shape": [ + 1594, + 8 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 8 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 8 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "vec": { + "shape": [ + 1594, + 36 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1728, + 36 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 36 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + } + } + }, + "node_type": "group" +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/atom_f8/zarr.json b/occC/p2/tm_react/group_002.zarr/atom_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..84724388dbea2a543c7291d8e5107004ef0d87ff --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/atom_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 45674, + 21 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255, + 21 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051, + 21 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/atom_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/atom_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/atom_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/atom_shell/zarr.json b/occC/p2/tm_react/group_002.zarr/atom_shell/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..8fa39063036b309f79e033e7c2f456da03134ac3 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/atom_shell/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 45674, + 25 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255, + 25 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051, + 25 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/atom_z/c/0 b/occC/p2/tm_react/group_002.zarr/atom_z/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..0e0b8435959a1853dd202b3c4a0fe59651918c6a Binary files /dev/null and b/occC/p2/tm_react/group_002.zarr/atom_z/c/0 differ diff --git a/occC/p2/tm_react/group_002.zarr/atom_z/zarr.json b/occC/p2/tm_react/group_002.zarr/atom_z/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..8096448b54a7fc0986bf44c72670e6de03f00614 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/atom_z/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 45674 + ], + "data_type": "int16", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 2, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/cmo_a/zarr.json b/occC/p2/tm_react/group_002.zarr/cmo_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..b075ce447f0f9c6aeb56c137f53af38aecddfc11 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/cmo_a/zarr.json @@ -0,0 +1,55 @@ +{ + "shape": [ + 141588842 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 142606336 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/cmo_a_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/cmo_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/cmo_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/cmo_b/zarr.json b/occC/p2/tm_react/group_002.zarr/cmo_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..438ec383ab12421e2bbe912007b4d237d2ae522f --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/cmo_b/zarr.json @@ -0,0 +1,55 @@ +{ + "shape": [ + 139297530 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 142606336 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/cmo_b_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/cmo_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/cmo_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/eps_a/zarr.json b/occC/p2/tm_react/group_002.zarr/eps_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/eps_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/eps_a_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/eps_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/eps_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/eps_b/zarr.json b/occC/p2/tm_react/group_002.zarr/eps_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/eps_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/eps_b_offsets/c/0 b/occC/p2/tm_react/group_002.zarr/eps_b_offsets/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..3866c1e95398d26d657781c3c2da9a8038eb5cde Binary files /dev/null and b/occC/p2/tm_react/group_002.zarr/eps_b_offsets/c/0 differ diff --git a/occC/p2/tm_react/group_002.zarr/eps_b_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/eps_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/eps_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/flags/zarr.json b/occC/p2/tm_react/group_002.zarr/flags/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..f74de8fd84c879e2a282d1876c7387a6fe6efaf4 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/flags/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 784, + 6 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 6 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 6 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/fock_a/zarr.json b/occC/p2/tm_react/group_002.zarr/fock_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..d6610db524064c9c98bb0a69bd335052055a614e --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/fock_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 784098686 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/fock_a_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/fock_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/fock_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/fock_b/zarr.json b/occC/p2/tm_react/group_002.zarr/fock_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..d6610db524064c9c98bb0a69bd335052055a614e --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/fock_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 784098686 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/fock_b_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/fock_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/fock_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_eps_a/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_eps_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_eps_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_eps_a_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_eps_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_eps_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_eps_b/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_eps_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_eps_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_eps_b_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_eps_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_eps_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_occ_a/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_occ_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_occ_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_occ_a_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_occ_a_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_occ_a_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_occ_b/c/0 b/occC/p2/tm_react/group_002.zarr/gbw_occ_b/c/0 new file mode 100644 index 0000000000000000000000000000000000000000..e83379ace7ade029e961fbbbbbb4cbbee97e4fa3 Binary files /dev/null and b/occC/p2/tm_react/group_002.zarr/gbw_occ_b/c/0 differ diff --git a/occC/p2/tm_react/group_002.zarr/gbw_occ_b/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_occ_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_occ_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/gbw_occ_b_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/gbw_occ_b_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/gbw_occ_b_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/mo_f8/zarr.json b/occC/p2/tm_react/group_002.zarr/mo_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..e681cb9a16053e9c537ef3dcc3046a2e7a6531be --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/mo_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 784, + 10 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 10 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 10 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/mo_flags/zarr.json b/occC/p2/tm_react/group_002.zarr/mo_flags/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..2be0f5beef76f48431a3a6d0b390f79128213383 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/mo_flags/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 784, + 11 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 11 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 11 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/mo_i/zarr.json b/occC/p2/tm_react/group_002.zarr/mo_i/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..13b57443d13ff4706cfb1dffe847f3979f75540c --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/mo_i/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 784, + 4 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 4 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 4 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/occ_a/zarr.json b/occC/p2/tm_react/group_002.zarr/occ_a/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/occ_a/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/occ_b/zarr.json b/occC/p2/tm_react/group_002.zarr/occ_b/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..08aacb4cd0855eaf910806978223b3b987ec73c0 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/occ_b/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_index/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..a6d3c9334df74de5b3db94fb19e3832714b34e66 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 148162, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 179475, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35895, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_value/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..461c866a10c0bca7f93d028372bf33b47116517b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_loewdin_bo_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 148162 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 179475 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35895 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_index/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..7e0a251b1a4f93773d88569f4b350880261d08a7 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 83558, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 97900, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19580, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_value/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..79cbde4789e6441adf31c98a63cb9de12aec0cd9 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mayer_bo_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 83558 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 97900 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19580 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_index/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_index/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..841cbda5567ddda41719014943eb2aed26719758 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_index/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 251549, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 292990, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 58598, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_offsets/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_offsets/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..75e876f43e4d6902df82e71f392da5545c064f0b --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_offsets/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_value/zarr.json b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_value/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..6729ab9fd3af6be026b31331cecc3d1088e6977a --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/pair_mulliken_ovlp_value/zarr.json @@ -0,0 +1,65 @@ +{ + "shape": [ + 251549 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 292990 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 58598 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/scalar_f8/zarr.json b/occC/p2/tm_react/group_002.zarr/scalar_f8/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..22b70f7f5541c6944e440e428c72c2f1ee0ee44a --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/scalar_f8/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 784, + 38 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 38 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 38 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/scalar_i/zarr.json b/occC/p2/tm_react/group_002.zarr/scalar_i/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..638b0dba19d5a20594f4da0d79a8362abf437de2 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/scalar_i/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 784, + 8 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 8 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 8 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/vec/zarr.json b/occC/p2/tm_react/group_002.zarr/vec/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..705fc5b0434246ac92691859ccead77a6b40a4f1 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/vec/zarr.json @@ -0,0 +1,68 @@ +{ + "shape": [ + 784, + 36 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 36 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 36 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] +} \ No newline at end of file diff --git a/occC/p2/tm_react/group_002.zarr/zarr.json b/occC/p2/tm_react/group_002.zarr/zarr.json new file mode 100644 index 0000000000000000000000000000000000000000..9f7d1696919bdc6196b91de88ec10056dd47fa70 --- /dev/null +++ b/occC/p2/tm_react/group_002.zarr/zarr.json @@ -0,0 +1,5317 @@ +{ + "attributes": { + "schema": "omol_elec/pass_a/2", + "shells": [ + "s", + "p", + "d", + "f", + "g" + ], + "scalar_f8_cols": [ + "e_total", + "e_total_engrad", + "e_nuc_rep", + "e_one_elec", + "e_two_elec", + "e_kinetic", + "virial_ratio", + "e_xc", + "e_nl", + "e_exchange", + "n_alpha_int", + "n_beta_int", + "s2", + "s2_ideal", + "s2_dev", + "conv_denergy", + "conv_maxdp", + "conv_rmsdp", + "conv_diiserr", + "smallest_ovlp_eig", + "grad_norm", + "grad_rms", + "grad_max", + "run_time_s", + "dipole_au", + "dipole_debye", + "quad_iso", + "npa_core", + "npa_valence", + "npa_rydberg", + "nbo_lewis", + "nbo_nonlewis", + "homo_a", + "lumo_a", + "gap_a", + "homo_b", + "lumo_b", + "gap_b" + ], + "scalar_i_cols": [ + "charge", + "mult", + "nelec", + "nbas", + "naux", + "n_lindep", + "scf_cycles", + "n_atoms" + ], + "flag_cols": [ + "scf_converged", + "terminated_normally", + "nbo_available", + "npa_available", + "is_uhf", + "has_fock" + ], + "vec_cols": [ + "dipole_elec_0", + "dipole_elec_1", + "dipole_elec_2", + "dipole_nuc_0", + "dipole_nuc_1", + "dipole_nuc_2", + "dipole_total_0", + "dipole_total_1", + "dipole_total_2", + "rot_const_cm_0", + "rot_const_cm_1", + "rot_const_cm_2", + "rot_const_mhz_0", + "rot_const_mhz_1", + "rot_const_mhz_2", + "quad_diag_0", + "quad_diag_1", + "quad_diag_2", + "quad_nuc_0", + "quad_nuc_1", + "quad_nuc_2", + "quad_nuc_3", + "quad_nuc_4", + "quad_nuc_5", + "quad_elec_0", + "quad_elec_1", + "quad_elec_2", + "quad_elec_3", + "quad_elec_4", + "quad_elec_5", + "quad_total_0", + "quad_total_1", + "quad_total_2", + "quad_total_3", + "quad_total_4", + "quad_total_5" + ], + "atom_f8_cols": [ + "coords_x", + "coords_y", + "coords_z", + "forces_x", + "forces_y", + "forces_z", + "mulliken_q", + "mulliken_s", + "loewdin_q", + "loewdin_s", + "mayer_NA", + "mayer_ZA", + "mayer_QA", + "mayer_VA", + "mayer_BVA", + "mayer_FA", + "npa_q", + "npa_atom_core", + "npa_atom_val", + "npa_atom_ryd", + "npa_spin" + ], + "atom_shell_cols": [ + "mulliken_shell_q_s", + "mulliken_shell_q_p", + "mulliken_shell_q_d", + "mulliken_shell_q_f", + "mulliken_shell_q_g", + "mulliken_shell_s_s", + "mulliken_shell_s_p", + "mulliken_shell_s_d", + "mulliken_shell_s_f", + "mulliken_shell_s_g", + "loewdin_shell_q_s", + "loewdin_shell_q_p", + "loewdin_shell_q_d", + "loewdin_shell_q_f", + "loewdin_shell_q_g", + "loewdin_shell_s_s", + "loewdin_shell_s_p", + "loewdin_shell_s_d", + "loewdin_shell_s_f", + "loewdin_shell_s_g", + "natural_config_s", + "natural_config_p", + "natural_config_d", + "natural_config_f", + "natural_config_g" + ], + "pair_names": [ + "mayer_bo", + "loewdin_bo", + "mulliken_ovlp" + ], + "dataset": "tm_react", + "has_matrices": true, + "has_mo": true, + "mo_schema": "omol_elec/pass_b1/2", + "mo_dtype": "f4", + "mo_i_cols": [ + "nocc_a", + "nocc_b", + "gbw_nbas", + "gbw_nop" + ], + "mo_f8_cols": [ + "occ_sum_a", + "occ_sum_b", + "eps_err_a", + "eps_err_b", + "fc_offdiag_a", + "fc_offdiag_b", + "fc_diag_err_a", + "fc_diag_err_b", + "fc_bound_a", + "fc_bound_b" + ], + "mo_flag_cols": [ + "gbw_found", + "nbas_match", + "nspin_match", + "nelec_match", + "spin_match", + "eps_checked", + "eps_match", + "occ_contiguous", + "fock_checked", + "fock_match", + "mo_ok" + ], + "mo_layout": "cmo_x[o[i]:o[i+1]].reshape(nocc_x, nbas) = C_occ^T (row k = occupied MO k over AOs, ORCA AO order); derived from the full-C store", + "mo_content": "occupied", + "calc_id": [ + "tm_react__MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step16_1_5", + "tm_react__MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CCOCC2_rev_step10_2_7", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step10_0_3", + "tm_react__MOBH31_Pd4_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step3_2_5", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_FBFFF0_step58_2_4", + "tm_react__MOBH29_Lu3_Charge0_UHF0_swaplig_1_newlig_NCNCN0_step17_0_1", + "tm_react__MOR39_Yb3Co3_Charge4_UHF5_swaplig_0_newlig_CPCC1_step15_4_6", + "tm_react__MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step5_4_1", + "tm_react__MOR13_Tm3_Charge2_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step1_2_3", + "tm_react__MOR18_La3_Charge2_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step4_2_1", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_ONO2_rev_step35_2_4", + "tm_react__ROST14_V3_Charge0_UHF2_swaplig_2_newlig_CCCPCCCCCC3_rev_step0_0_3", + "tm_react__MOR11_V4_Charge2_UHF1_swaplig_2_newlig_ONOO3_rev_step14_2_2", + "tm_react__ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc12_step15_-1_2", + "tm_react__MOR20_Au3_Charge2_UHF2_swaplig_1_newlig_N1CCNC13_step9_2_3", + "tm_react__MOR10_Mn3_Charge2_UHF4_swaplig_0_newlig_CCN2_rev_step1_2_5", + "tm_react__ROST21_Ti4_Charge2_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_step2_2_1", + "tm_react__MOR7_Re4_Charge4_UHF3_swaplig_2_newlig_CCN2_step5_4_4", + "tm_react__MOR5_Au3_Charge2_UHF2_swaplig_0_newlig_N0_rev_step14_2_3", + "tm_react__MOBH29_Gd3_Charge0_UHF7_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step6_0_8", + "tm_react__MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_CCOCC2_step4_2_1", + "tm_react__MOR8_Os4_Charge3_UHF4_swaplig_1_newlig_CSCO3_rev_step5_3_5", + "tm_react__ROST59_Bi3_Charge1_UHF0_swaplig_3_newlig_Cl0_rev_step2_-1_1", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step21_0_1", + "tm_react__MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_N1CCNC13_rev_step3_4_1", + "tm_react__MOR23a_Gd3_Charge2_UHF7_swaplig_0_newlig_COPOCOC2_step17_2_8", + "tm_react__MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_step2_2_1", + "tm_react__MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step29_0_4", + "tm_react__MOR34_Sn4_Charge4_UHF0_swaplig_1_newlig_OC1_step23_4_1", + "tm_react__MOBH35_Sr2_Charge2_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step5_2_1", + "tm_react__MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_ClCH21_step19_2_6", + "tm_react__ROST20_Ti4_Charge2_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step12_2_1", + "tm_react__MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step10_1_1", + "tm_react__MOBH17_Eu2_Charge2_UHF7_swaplig_0_newlig_c1ccncc13_rev_step28_2_8", + "tm_react__MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_S1CCNC13_rev_step17_2_2", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_1_newlig_CSOOO4_step4_-2_1", + "tm_react__MOR35_La3_Charge3_UHF0_swaplig_0_newlig_CCNCSNCC4_step12_3_1", + "tm_react__MOR9_Ir3_Charge2_UHF4_swaplig_1_newlig_F0_rev_step0_2_5", + "tm_react__ROST40_Ti3_Charge1_UHF1_swaplig_0_newlig_NCCN03_rev_step27_1_2", + "tm_react__MOR41_Sc3_Charge1_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step17_-1_1", + "tm_react__MOBH8_Au3_Charge1_UHF2_swaplig_0_newlig_CCN2_rev_step8_-1_3", + "tm_react__MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CC1CCCCN16_rev_step12_2_6", + "tm_react__MOBH33_Ir4_Charge1_UHF5_swaplig_1_newlig_CSCO1_step28_1_6", + "tm_react__ROST29_Ca2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step3_-1_1", + "tm_react__MOR2_Ru3_Charge3_UHF5_swaplig_1_newlig_Clc1cccnc15_step1_3_6", + "tm_react__MOBH35_Mo4_Charge4_UHF2_swaplig_0_newlig_I0_step10_4_3", + "tm_react__MOR20_Eu3_Charge2_UHF6_swaplig_1_newlig_NN1NCNN14_step3_2_7", + "tm_react__MOR34_Yb3_Charge3_UHF1_swaplig_0_newlig_CN1CCNCC1Se7_step12_3_2", + "tm_react__ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step10_-2_1", + "tm_react__MOR20_V3_Charge2_UHF2_swaplig_0_newlig_Clc1cccnc15_rev_step1_2_3", + "tm_react__MOBH15_Tm3_Charge0_UHF2_swaplig_0_newlig_CCNO3_rev_step6_0_3", + "tm_react__ROST40_Bi3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step20_1_1", + "tm_react__ROST31_Pt4_Charge0_UHF4_swaplig_0_newlig_ClCClCOO5_step14_0_5", + "tm_react__ROST24_Tl1_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step20_1_1", + "tm_react__ROST16_Ru3_Charge1_UHF5_swaplig_0_newlig_CH2c1ccccc10_step13_-1_6", + "tm_react__ROST53_Re4_Charge0_UHF3_swaplig_0_newlig_CCCCO4_rev_step7_0_4", + "tm_react__MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_C1CCOC13_step30_3_1", + "tm_react__MOBH35_Mg2_Charge2_UHF0_swaplig_0_newlig_F0_rev_step17_2_1", + "tm_react__MOR22_Co3V3_Charge4_UHF6_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step10_4_7", + "tm_react__MOR14_Pt2_Charge0_UHF2_swaplig_0_newlig_CCNOCCNO26_step9_0_3", + "tm_react__MOBH9_Co3_Charge1_UHF4_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step7_-1_5", + "tm_react__MOR34_Os4_Charge4_UHF4_swaplig_1_newlig_N1CCCN14_step23_4_5", + "tm_react__MOBH25_Ti4_Charge3_UHF0_swaplig_0_newlig_N0_rev_step4_3_1", + "tm_react__ROST7_Zn2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc1NSiCCC411_rev_step8_0_1", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_OClOOO4_rev_step11_0_3", + "tm_react__ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_step30_0_1", + "tm_react__ROST26_Ni2_Charge0_UHF2_swaplig_1_newlig_SCN2_step46_0_3", + "tm_react__MOBH31_Ir4_Charge2_UHF5_swaplig_0_newlig_OS1ONCOc2ccccc125_step6_2_6", + "tm_react__MOR41_Ir4_Charge0_UHF5_swaplig_0_newlig_NCNCN0_rev_step12_0_6", + "tm_react__MOR27_Fe3_Charge1_UHF5_swaplig_0_newlig_CCOO3_step34_1_6", + "tm_react__MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step20_0_1", + "tm_react__MOR12_Pd2_Charge2_UHF2_swaplig_1_newlig_CN1CCCNC1ON5_rev_step15_2_3", + "tm_react__MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step4_0_4", + "tm_react__MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step0_2_3", + "tm_react__ROST26_V2_Charge0_UHF3_swaplig_1_newlig_NC1_rev_step9_0_4", + "tm_react__ROST59_Ga3_Charge1_UHF0_swaplig_0_newlig_NC1_step9_-1_1", + "tm_react__MOR34_Rh3_Charge3_UHF4_swaplig_1_newlig_CCCPCCCCCC3_step17_3_5", + "tm_react__ROST34_Mn4_Charge1_UHF3_swaplig_0_newlig_CSiCCCC5_rev_step3_1_4", + "tm_react__MOBH33_Os4_Charge1_UHF4_swaplig_0_newlig_CCN2_step6_1_5", + "tm_react__ROST16_Ga3_Charge1_UHF0_swaplig_0_newlig_Br0_step25_-1_1", + "tm_react__MOR21_Tl3_Charge2_UHF0_swaplig_1_newlig_CCc1ccccc10_step14_-2_1", + "tm_react__ROST16_Sm3_Charge1_UHF5_swaplig_0_newlig_FBFFF0_step5_-1_6", + "tm_react__MOBH25_Os4_Charge3_UHF4_swaplig_1_newlig_NCNS3_step4_3_5", + "tm_react__ROST13_Ir3_Charge1_UHF4_swaplig_0_newlig_CNCCCNCC15_step6_1_5", + "tm_react__ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CPCC1_rev_step0_1_5", + "tm_react__ROST15_Ti2_Charge1_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step18_-1_3", + "tm_react__ROST13_Gd3_Charge1_UHF7_swaplig_1_newlig_C1CCOC13_rev_step9_1_8", + "tm_react__MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_CCCN3_rev_step7_1_3", + "tm_react__ROST37_V3_Charge0_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step8_0_3", + "tm_react__MOBH4_Bi3_Charge1_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step22_-1_1", + "tm_react__ROST59_Pd4_Charge0_UHF4_swaplig_1_newlig_NCNO3_rev_step14_0_5", + "tm_react__MOR1_Sc3_Charge3_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step7_3_1", + "tm_react__MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_0_3", + "tm_react__MOR27_Ir4_Charge2_UHF5_swaplig_0_newlig_Oc1ccccc1COO9_step37_2_6", + "tm_react__MOR39_Sc3Fe3_Charge4_UHF5_swaplig_0_newlig_CN1CCNC1S6_rev_step7_4_6", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_COPOCOC2_rev_step15_4_5", + "tm_react__MOR30_W4_Charge2_UHF2_swaplig_0_newlig_Sc1ccccc10_rev_step21_2_3", + "tm_react__MOR23_Al3_Charge2_UHF0_swaplig_2_newlig_CH30_step28_2_1", + "tm_react__MOR39_Bi3V3_Charge4_UHF2_swaplig_0_newlig_NN1NCNN14_rev_step21_4_3", + "tm_react__MOR35_Rh3_Charge3_UHF4_swaplig_1_newlig_CN1CCNC14_step33_3_5", + "tm_react__MOBH28_Ce3_Charge2_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step15_2_2", + "tm_react__MOR20_Nd3_Charge2_UHF3_swaplig_0_newlig_CC1NCCN12_step0_2_4", + "tm_react__MOR9_Bi3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step8_2_1", + "tm_react__MOR30_W4_Charge2_UHF2_swaplig_0_newlig_SCN0_rev_step26_2_3", + "tm_react__MOR5_Tl3_Charge2_UHF0_swaplig_1_newlig_CSCO3_rev_step4_2_1", + "tm_react__MOBH29_Re4_Charge1_UHF3_swaplig_1_newlig_CSiCCO4_step13_1_4", + "tm_react__ROST45_Pb4_Charge2_UHF0_swaplig_0_newlig_NC1_rev_step8_2_1", + "tm_react__MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step39_2_1", + "tm_react__MOR5_Ni2_Charge1_UHF2_swaplig_2_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step12_1_3", + "tm_react__MOR8_Er3_Charge2_UHF3_swaplig_1_newlig_S1CCNC13_step0_2_4", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NH3CCOO4_rev_step27_4_5", + "tm_react__MOBH3_Lu3_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_step0_-1_1", + "tm_react__MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step16_0_3", + "tm_react__MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccccc12_step32_2_4", + "tm_react__MOBH34_Mn2_Charge0_UHF5_swaplig_0_newlig_CSOOO4_step12_0_6", + "tm_react__MOBH3_Ti3_Charge1_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_rev_step4_-1_2", + "tm_react__MOR38_Tc4_Charge4_UHF3_swaplig_0_newlig_CCOPOCCOCC3_rev_step6_4_4", + "tm_react__MOR33_Rh3_Charge3_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_step9_3_5", + "tm_react__MOR34_W4_Charge4_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step2_4_3", + "tm_react__MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step7_0_2", + "tm_react__MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step21_2_5", + "tm_react__ROST14_Fe2_Charge1_UHF4_swaplig_2_newlig_CN1CCNC1S6_rev_step8_-1_5", + "tm_react__ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_CNCCONCC4_step20_-1_3", + "tm_react__MOBH29_Yb3_Charge0_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step2_0_2", + "tm_react__MOR28_In3_Charge1_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step27_1_1", + "tm_react__MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_Fc1cFcFcScFc1F7_step19_1_8", + "tm_react__MOR22_Lu3Y3_Charge4_UHF0_swaplig_0_newlig_Tec1ccccc10_step3_4_1", + "tm_react__MOBH7_Nd3_Charge2_UHF3_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step11_2_5", + "tm_react__MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_BH3CN2_rev_step6_0_5", + "tm_react__ROST14_Fe3_Charge0_UHF5_swaplig_1_newlig_S1CCNC13_rev_step1_0_6", + "tm_react__MOR41_Sn4_Charge0_UHF0_swaplig_0_newlig_CCCCH23_step17_0_1", + "tm_react__ROST29_Tb3_Charge0_UHF6_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step10_0_7", + "tm_react__MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step0_1_3", + "tm_react__ROST31_Ti3_Charge1_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_step8_-1_2", + "tm_react__MOR35_W4_Charge4_UHF2_swaplig_0_newlig_NCc1cccnc16_step10_4_3", + "tm_react__MOR39_Eu3Bi3_Charge4_UHF6_swaplig_0_newlig_CN1CCCNCC1O8_rev_step4_4_7", + "tm_react__MOR19_Er3_Charge2_UHF3_swaplig_2_newlig_FCFFCOO6_step7_2_4", + "tm_react__MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_ONO2_step8_2_1", + "tm_react__MOR12_Co3_Charge3_UHF4_swaplig_0_newlig_Cc1ccncc14_step3_3_5", + "tm_react__MOR39_Sm3Lu3_Charge4_UHF5_swaplig_0_newlig_CNCCCO5_step23_4_6", + "tm_react__ROST15_Tm3_Charge0_UHF2_swaplig_2_newlig_CN1CCCNC1ON5_step19_0_3", + "tm_react__MOBH33_Pd4_Charge1_UHF4_swaplig_2_newlig_SCN0_rev_step1_1_5", + "tm_react__MOR40_Ti3Hg2_Charge2_UHF1_swaplig_0_newlig_CNCCc1ccccc19_step12_-2_2", + "tm_react__MOR14_Cd2_Charge0_UHF0_swaplig_0_newlig_SC1Nc2ccccc2S102_rev_step28_0_1", + "tm_react__ROST34_Gd3_Charge0_UHF7_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step24_0_8", + "tm_react__ROST15_Pm3_Charge0_UHF4_swaplig_2_newlig_C1CCOC13_rev_step23_0_5", + "tm_react__MOR19_La3_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step7_2_1", + "tm_react__MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CCOPOCCOCC3_rev_step16_3_2", + "tm_react__MOBH12_Tc4_Charge0_UHF3_swaplig_1_newlig_CNHCCc1ccccc19_step5_0_4", + "tm_react__MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step18_1_5", + "tm_react__MOBH26_Al3_Charge1_UHF0_swaplig_2_newlig_Fc1cFcFcScFc1F7_step3_1_1", + "tm_react__ROST15_Y3_Charge0_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step33_0_1", + "tm_react__MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step31_1_1", + "tm_react__MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_CNCPONCCNCC4_rev_step1_4_1", + "tm_react__ROST16_Sr2_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step10_-2_1", + "tm_react__MOR27_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCC1_rev_step17_2_5", + "tm_react__ROST31_V2_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_step24_-2_4", + "tm_react__ROST41_In3_Charge1_UHF0_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step41_1_1", + "tm_react__MOR6_Be2_Charge2_UHF0_swaplig_1_newlig_c1ccncc13_step0_2_1", + "tm_react__MOR18_Ru3_Charge2_UHF5_swaplig_2_newlig_CCc1ccccc10_step5_2_6", + "tm_react__ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step1_2_6", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_COCO2_step78_2_4", + "tm_react__MOR41_Pb4_Charge0_UHF0_swaplig_1_newlig_CCCPCCCCCC3_rev_step31_0_1", + "tm_react__ROST1_Ir3_Charge0_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_step17_0_5", + "tm_react__MOBH19_Ir4_Charge4_UHF5_swaplig_0_newlig_CNCCO4_step31_4_6", + "tm_react__MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_OS1ONCOc2ccccc125_step41_1_3", + "tm_react__MOR18_Pt4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step23_3_5", + "tm_react__ROST34_Tb3_Charge0_UHF6_swaplig_0_newlig_CC1CCCCN16_step22_0_7", + "tm_react__MOBH30_Ca2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step10_0_1", + "tm_react__MOR39_Tm3Yb3_Charge4_UHF3_swaplig_0_newlig_CCN2_step18_4_4", + "tm_react__MOR6_Gd3_Charge3_UHF7_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step10_3_8", + "tm_react__MOBH28_Cd2_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step13_1_1", + "tm_react__MOR22_Fe3Ti3_Charge4_UHF6_swaplig_0_newlig_OCO2_rev_step14_4_7", + "tm_react__ROST53_Pd4_Charge0_UHF4_swaplig_0_newlig_CSiCCCC5_rev_step16_0_5", + "tm_react__ROST40_Pd4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step45_2_5", + "tm_react__MOR14_Sn2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_rev_step13_0_1", + "tm_react__MOR34_Ti4_Charge4_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step21_4_1", + "tm_react__MOR33_Gd3_Charge3_UHF7_swaplig_1_newlig_c1ccncc13_rev_step31_3_8", + "tm_react__MOR19_V4_Charge3_UHF1_swaplig_2_newlig_CCCc1ccccCCCc1O12_rev_step8_3_2", + "tm_react__ROST26_Lu3_Charge1_UHF0_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_step3_1_1", + "tm_react__ROST15_Co2_Charge1_UHF3_swaplig_2_newlig_CN1CCCNCC1O8_step1_-1_4", + "tm_react__MOR41_W4_Charge0_UHF2_swaplig_2_newlig_FCFFCOCFFFCFFF5_rev_step6_0_3", + "tm_react__MOBH29_Tl3_Charge0_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step15_0_1", + "tm_react__MOBH28_Tm3_Charge2_UHF2_swaplig_0_newlig_On1ccccc10_step31_2_4", + "tm_react__MOBH33_Pb2_Charge1_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step13_-1_1", + "tm_react__MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step31_0_1", + "tm_react__MOBH12_Pd4_Charge0_UHF4_swaplig_1_newlig_SC1NCCCC10_rev_step11_0_5", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step9_2_5", + "tm_react__ROST14_Bi3_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step16_0_1", + "tm_react__MOR23_Re4_Charge3_UHF3_swaplig_2_newlig_c1ccc2ccccc2c14_step19_3_4", + "tm_react__MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_CSiCCCHSiCCC4_step16_2_2", + "tm_react__ROST41_Pb4_Charge2_UHF0_swaplig_0_newlig_OCc1ccccn107_step11_2_1", + "tm_react__MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step37_2_1", + "tm_react__ROST33_Ir4_Charge1_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step20_-1_6", + "tm_react__MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCc1ccccc10_rev_step8_1_8", + "tm_react__MOR35_Pr3_Charge3_UHF2_swaplig_1_newlig_CCO2_step1_3_3", + "tm_react__ROST35_Yb3_Charge2_UHF1_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step7_-2_2", + "tm_react__MOR27_V3_Charge1_UHF2_swaplig_0_newlig_Br0_step0_1_3", + "tm_react__ROST41_V4_Charge2_UHF1_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step1_2_2", + "tm_react__MOBH32_Zn2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step3_-1_1", + "tm_react__MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_COPOCOC2_rev_step23_1_6", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step14_2_5", + "tm_react__MOBH31_Pd2_Charge0_UHF2_swaplig_0_newlig_CNCCc1ccccc19_step5_0_3", + "tm_react__MOR41_Ce3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc12_rev_step12_-1_2", + "tm_react__MOR11_Pb2_Charge0_UHF0_swaplig_1_newlig_CCCCH23_step1_0_1", + "tm_react__MOR26_Ga3_Charge1_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step16_1_1", + "tm_react__ROST15_La3_Charge0_UHF0_swaplig_2_newlig_N1CCCN14_rev_step15_0_1", + "tm_react__MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CPCc1ccccc11_rev_step11_4_5", + "tm_react__MOR23a_Ru4_Charge3_UHF4_swaplig_1_newlig_CCCN3_rev_step6_3_5", + "tm_react__ROST13_In3_Charge1_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_rev_step9_1_1", + "tm_react__MOR12_Sn2_Charge2_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step11_2_1", + "tm_react__MOR26_La3_Charge1_UHF0_swaplig_0_newlig_CSiCCO4_rev_step18_1_1", + "tm_react__ROST20_Ce4_Charge2_UHF0_swaplig_1_newlig_NCc1ccncc15_rev_step7_2_1", + "tm_react__MOBH28_Zn2_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step0_1_1", + "tm_react__MOR8_Ir4_Charge3_UHF5_swaplig_2_newlig_CNCCSNCC4_step2_3_6", + "tm_react__MOBH12_W4_Charge0_UHF2_swaplig_1_newlig_c1ccncc13_rev_step16_0_3", + "tm_react__MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step22_2_5", + "tm_react__MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step33_0_3", + "tm_react__MOR11_Sn2_Charge0_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step19_0_1", + "tm_react__MOR1_Tl3_Charge3_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step8_3_1", + "tm_react__MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step20_-1_1", + "tm_react__MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step27_2_6", + "tm_react__MOBH24_Ti2_Charge1_UHF2_swaplig_1_newlig_OC1_rev_step8_1_3", + "tm_react__ROST33_Mo4_Charge1_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step7_-1_3", + "tm_react__MOR33_V3_Charge3_UHF2_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step15_3_3", + "tm_react__MOR27_W4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_rev_step20_2_3", + "tm_react__ROST37_Ti3_Charge0_UHF1_swaplig_0_newlig_CCc1ccccc10_step6_0_2", + "tm_react__MOR27_Ti4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step9_2_1", + "tm_react__MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step29_1_8", + "tm_react__MOR40_In3Pb4_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step2_0_1", + "tm_react__ROST37_Ir3_Charge0_UHF4_swaplig_0_newlig_ONOO3_step2_0_5", + "tm_react__MOBH27_Zn2_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_step9_1_2", + "tm_react__ROST29_Ba2_Charge1_UHF0_swaplig_0_newlig_NC1_rev_step3_-1_1", + "tm_react__MOBH8_Cu2_Charge2_UHF1_swaplig_0_newlig_SC1NCCCC10_step7_-2_2", + "tm_react__ROST16_Gd3_Charge1_UHF7_swaplig_0_newlig_O1BOc2ccccc121_rev_step6_-1_8", + "tm_react__MOR12_Ga3_Charge3_UHF0_swaplig_0_newlig_CPCCO4_rev_step3_3_1", + "tm_react__MOBH33_V4_Charge1_UHF1_swaplig_0_newlig_COPOCOC2_rev_step10_1_2", + "tm_react__MOR5_Cu2_Charge1_UHF1_swaplig_0_newlig_SC1NCCCN10_rev_step42_1_2", + "tm_react__ROST14_Pd2_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_rev_step15_-1_3", + "tm_react__MOBH15_Pr3_Charge0_UHF2_swaplig_0_newlig_CNCCO4_step9_0_3", + "tm_react__MOR35_Ga3_Charge3_UHF0_swaplig_1_newlig_CNCPONCCNCC4_rev_step5_3_1", + "tm_react__ROST7_In3_Charge1_UHF0_swaplig_0_newlig_SC1SCCSS1S57_rev_step4_1_1", + "tm_react__MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step36_2_5", + "tm_react__MOR20_Zr4_Charge3_UHF0_swaplig_2_newlig_Br0_step16_3_1", + "tm_react__ROST53_Tc4_Charge0_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step2_0_4", + "tm_react__ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step0_0_3", + "tm_react__MOBH3_Sr2_Charge2_UHF0_swaplig_0_newlig_CH30_rev_step6_-2_1", + "tm_react__MOR27_Mn3_Charge1_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step26_1_5", + "tm_react__MOR33_Tc4_Charge4_UHF3_swaplig_0_newlig_N1CNc2ccccc122_step17_4_4", + "tm_react__MOBH4_Zn2_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step19_-2_1", + "tm_react__MOR33_Al3_Charge3_UHF0_swaplig_0_newlig_CNCCO4_step18_3_1", + "tm_react__MOBH30_V2_Charge0_UHF3_swaplig_0_newlig_CNCCc1ccccc119_rev_step8_0_4", + "tm_react__MOBH24_Mn4_Charge3_UHF3_swaplig_0_newlig_NCc1cccnc16_step10_3_4", + "tm_react__MOBH35_Zn2_Charge2_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step6_2_1", + "tm_react__MOR19_Ti4_Charge3_UHF0_swaplig_2_newlig_CO1_step32_3_1", + "tm_react__MOBH25_Pt4_Charge3_UHF4_swaplig_1_newlig_NCNS3_rev_step12_3_5", + "tm_react__ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_CSCO3_rev_step11_1_5", + "tm_react__MOR21_V3_Charge2_UHF2_swaplig_1_newlig_NCNCN0_step10_-2_3", + "tm_react__MOR6_Mn2_Charge2_UHF5_swaplig_0_newlig_CCO2_step4_2_6", + "tm_react__MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_CCNO3_rev_step24_2_1", + "tm_react__MOBH31_Ti4_Charge2_UHF0_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step4_2_1", + "tm_react__ROST34_Sc3_Charge0_UHF0_swaplig_0_newlig_Cl0_step28_0_1", + "tm_react__MOBH28_Ti3_Charge2_UHF1_swaplig_0_newlig_Sec1ccccc10_step13_2_2", + "tm_react__MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCCCCC5_rev_step2_1_8", + "tm_react__MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_step3_2_1", + "tm_react__MOBH28_Sn4_Charge3_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step12_3_1", + "tm_react__MOR29_Cr2_Charge0_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_step27_0_5", + "tm_react__MOR9_Tm3_Charge2_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step5_2_3", + "tm_react__MOBH4_Cr2_Charge2_UHF4_swaplig_0_newlig_ONOO3_rev_step13_-2_5", + "tm_react__MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CCNO3_step15_4_5", + "tm_react__ROST13_Ni2_Charge0_UHF2_swaplig_1_newlig_N1CNc2ccccc122_rev_step4_0_3", + "tm_react__MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_SCN0_rev_step24_-1_3", + "tm_react__MOBH12_Mo6_Charge2_UHF0_swaplig_0_newlig_SeCN2_step13_2_1", + "tm_react__MOR23a_Ti3_Charge2_UHF1_swaplig_2_newlig_CCO1_step6_2_2", + "tm_react__MOR31_Co2_Charge0_UHF3_swaplig_0_newlig_FTeFFFFO6_step23_0_4", + "tm_react__MOR20_Ti3_Charge2_UHF1_swaplig_1_newlig_Nc1ccccc10_step18_2_2", + "tm_react__MOR34_Co3_Charge3_UHF4_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step12_3_5", + "tm_react__MOR5_La3_Charge2_UHF0_swaplig_2_newlig_CSC1_rev_step50_2_1", + "tm_react__MOBH32_Fe2_Charge1_UHF4_swaplig_0_newlig_Nc1ccncc14_rev_step4_-1_5", + "tm_react__MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step15_1_1", + "tm_react__MOBH3_Sr2_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step5_-2_1", + "tm_react__MOR30_W4_Charge2_UHF2_swaplig_0_newlig_FCFCFFF1_rev_step13_2_3", + "tm_react__MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step40_0_1", + "tm_react__MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step11_0_3", + "tm_react__MOBH29_Pr3_Charge0_UHF2_swaplig_1_newlig_I0_rev_step45_0_3", + "tm_react__MOR18_Mn3_Charge2_UHF4_swaplig_1_newlig_SC1NCCCC10_step7_2_5", + "tm_react__ROST45_Pt4_Charge2_UHF4_swaplig_1_newlig_C1CCOC13_step6_2_5", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step12_2_3", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step24_0_1", + "tm_react__MOR5_Ce3_Charge2_UHF1_swaplig_0_newlig_SC1NCCN10_rev_step16_2_2", + "tm_react__MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_N1CCNC13_step2_2_8", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_Br0_step18_2_5", + "tm_react__MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_CSiCC1_rev_step11_1_1", + "tm_react__MOBH5_W4_Charge3_UHF2_swaplig_1_newlig_CPCCO4_step7_3_3", + "tm_react__MOBH25_Pt4_Charge3_UHF4_swaplig_0_newlig_CCCN3_rev_step5_3_5", + "tm_react__ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step1_2_4", + "tm_react__ROST15_V3_Charge0_UHF2_swaplig_2_newlig_S1CCNC13_step28_0_3", + "tm_react__ROST45_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCCCC5_rev_step5_2_6", + "tm_react__ROST26_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step12_0_3", + "tm_react__MOR37_Mo4_Charge4_UHF2_swaplig_0_newlig_CSC1_rev_step24_4_3", + "tm_react__MOR7_Pd4_Charge4_UHF4_swaplig_2_newlig_CCNCSNCC4_step2_4_5", + "tm_react__MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_ClCClClCOO6_rev_step5_2_4", + "tm_react__ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_NCc1cccnc16_step23_1_3", + "tm_react__MOBH31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_step11_2_3", + "tm_react__MOR18_Pb4_Charge3_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step27_3_1", + "tm_react__MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step33_2_5", + "tm_react__MOR30_V4_Charge2_UHF1_swaplig_0_newlig_COCO2_step10_2_2", + "tm_react__MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CCO2_step29_4_1", + "tm_react__MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_CSiCCO4_step13_2_5", + "tm_react__MOR23_Al3_Charge2_UHF0_swaplig_2_newlig_ClCClClCOO6_step14_2_1", + "tm_react__ROST26_Sr2_Charge0_UHF0_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_rev_step10_0_1", + "tm_react__MOR12_In3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccn16_step11_3_1", + "tm_react__ROST53_Sn4_Charge0_UHF0_swaplig_0_newlig_OCO2_rev_step9_0_1", + "tm_react__MOR12_Er3_Charge3_UHF3_swaplig_1_newlig_OC1_rev_step0_3_4", + "tm_react__MOR28_Ru3_Charge1_UHF5_swaplig_0_newlig_c1ccccc13_rev_step27_1_6", + "tm_react__MOBH26_Ti2_Charge0_UHF2_swaplig_2_newlig_c1ccccc1Nc1ccccc16_step2_0_3", + "tm_react__MOR19_Tm3_Charge2_UHF2_swaplig_0_newlig_C1CCOC13_step10_2_3", + "tm_react__MOBH33_Fe2_Charge1_UHF4_swaplig_1_newlig_CNCCONCC4_rev_step7_-1_5", + "tm_react__MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_FBFFF0_step13_0_5", + "tm_react__ROST59_In3_Charge1_UHF0_swaplig_1_newlig_Clc1cccnc15_rev_step1_-1_1", + "tm_react__MOBH5_V2_Charge1_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step5_1_4", + "tm_react__MOR18_Au3_Charge2_UHF2_swaplig_1_newlig_CNCCSNCC4_step7_2_3", + "tm_react__MOR5_Mn3_Charge2_UHF4_swaplig_1_newlig_CCNO3_step7_2_5", + "tm_react__MOR40_Fe3Tm3_Charge1_UHF7_swaplig_1_newlig_ClCClClCOO6_rev_step21_-1_8", + "tm_react__MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCONCC4_step16_2_7", + "tm_react__MOR5_Al3_Charge2_UHF0_swaplig_1_newlig_CNCCO4_rev_step15_2_1", + "tm_react__MOR35_Co3_Charge3_UHF4_swaplig_0_newlig_Nc1ccncc14_step32_3_5", + "tm_react__ROST20_Pt4_Charge2_UHF4_swaplig_1_newlig_N0_rev_step6_2_5", + "tm_react__MOR29_Ti2_Charge0_UHF2_swaplig_0_newlig_SCN2_step36_0_3", + "tm_react__MOR40_Ti3Cu2_Charge2_UHF2_swaplig_1_newlig_FBFFF0_rev_step27_-2_3", + "tm_react__MOBH29_Tb3_Charge0_UHF6_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step16_0_7", + "tm_react__MOR24_La3_Charge1_UHF0_swaplig_1_newlig_CNCCSNCC4_rev_step2_-1_1", + "tm_react__MOR12_Mn3_Charge3_UHF4_swaplig_1_newlig_CN1CCCNC1ON5_rev_step12_3_5", + "tm_react__ROST15_Ce3_Charge0_UHF1_swaplig_2_newlig_CCCPCCCCCC3_rev_step14_0_2", + "tm_react__ROST31_Hf4_Charge0_UHF0_swaplig_0_newlig_CSiCC1_rev_step10_0_1", + "tm_react__ROST26_Pt2_Charge0_UHF2_swaplig_1_newlig_SCN2_rev_step20_0_3", + "tm_react__MOR1_Mg2_Charge2_UHF0_swaplig_1_newlig_CNCCNNCC4_step8_2_1", + "tm_react__MOR23_Ce3_Charge2_UHF1_swaplig_2_newlig_FTeFFFFO6_step21_2_2", + "tm_react__MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step11_2_4", + "tm_react__ROST14_Ru3_Charge0_UHF5_swaplig_1_newlig_CSC1_rev_step1_0_6", + "tm_react__MOR12_Yb3_Charge3_UHF1_swaplig_0_newlig_SC1NCCCC10_rev_step0_3_2", + "tm_react__ROST16_V2_Charge2_UHF3_swaplig_0_newlig_CC1COBOC1CC4_rev_step0_-2_4", + "tm_react__MOR27_Mo4_Charge2_UHF2_swaplig_0_newlig_ONO2_rev_step16_2_3", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_O0_step6_2_3", + "tm_react__ROST40_Cd2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step20_0_1", + "tm_react__MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCPCCCCCC3_rev_step3_2_1", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step0_1_1", + "tm_react__MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_COPOCOC2_step9_3_2", + "tm_react__ROST14_Pd2_Charge1_UHF2_swaplig_2_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step18_-1_3", + "tm_react__MOR5_Gd3_Charge2_UHF7_swaplig_1_newlig_CN1CSeNc2ccccc123_step18_2_8", + "tm_react__MOR5_Os4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step7_3_5", + "tm_react__MOR30_Mo4_Charge2_UHF2_swaplig_0_newlig_Cl0_rev_step4_2_3", + "tm_react__ROST40_Ce3_Charge1_UHF1_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step28_1_2", + "tm_react__MOR24_Ce3_Charge1_UHF1_swaplig_1_newlig_NCc1cccnc16_step7_-1_2", + "tm_react__MOBH12_Ti4_Charge0_UHF0_swaplig_1_newlig_CNCCNNCC4_step32_0_1", + "tm_react__ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_0_3", + "tm_react__ROST26_In3_Charge1_UHF0_swaplig_1_newlig_CH30_rev_step9_1_1", + "tm_react__ROST22_Ce4_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_step8_1_1", + "tm_react__ROST41_Sn2_Charge0_UHF0_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step26_0_1", + "tm_react__MOBH19_Pd2_Charge2_UHF2_swaplig_0_newlig_NH3CCOO4_rev_step3_2_3", + "tm_react__ROST59_Mn3_Charge1_UHF4_swaplig_2_newlig_Clc1ccccc1COO9_rev_step3_-1_5", + "tm_react__ROST15_Ti2_Charge1_UHF2_swaplig_1_newlig_CNHCCc1ccccc19_step2_-1_3", + "tm_react__MOR30_Cu2_Charge0_UHF1_swaplig_0_newlig_Fc1ccccc14_rev_step33_0_2", + "tm_react__MOR18_W4_Charge3_UHF2_swaplig_0_newlig_N0_rev_step5_3_3", + "tm_react__MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step16_1_1", + "tm_react__MOR30_Co2_Charge0_UHF3_swaplig_0_newlig_CSOOO4_rev_step0_0_4", + "tm_react__MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_CSiCCSiTeSiCCCSiCCC5_step32_0_3", + "tm_react__MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_step22_2_5", + "tm_react__MOBH3_Hf4_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step1_0_1", + "tm_react__MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_CNCSNC3_step19_2_3", + "tm_react__MOR23a_Al3_Charge2_UHF0_swaplig_1_newlig_NCNO3_rev_step25_2_1", + "tm_react__MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CNCCONCC4_rev_step0_2_3", + "tm_react__MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step5_2_1", + "tm_react__ROST15_Ba2_Charge1_UHF0_swaplig_1_newlig_Nc1ccccc10_step17_-1_1", + "tm_react__MOBH19_Pd2_Charge2_UHF2_swaplig_0_newlig_SC1NCCCC10_rev_step29_2_3", + "tm_react__ROST40_V3_Charge1_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step42_1_3", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step34_2_5", + "tm_react__ROST14_Cr2_Charge1_UHF4_swaplig_1_newlig_OC1_step13_-1_5", + "tm_react__MOR21_Yb3_Charge2_UHF1_swaplig_0_newlig_N2c1ccccc10_step12_-2_2", + "tm_react__MOR5_Ho3_Charge2_UHF4_swaplig_2_newlig_CCN2_step8_2_5", + "tm_react__MOBH34_Ni2_Charge0_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step5_0_3", + "tm_react__ROST26_Ba2_Charge0_UHF0_swaplig_0_newlig_SePSec1ccccc1c1ccccc102_rev_step7_0_1", + "tm_react__MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step19_4_1", + "tm_react__MOR35_Pd4_Charge4_UHF4_swaplig_0_newlig_CC1CCNN1C4_step0_4_5", + "tm_react__ROST34_In3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step8_0_1", + "tm_react__MOR19_Ir3_Charge2_UHF4_swaplig_0_newlig_N1CCNC13_rev_step30_2_5", + "tm_react__MOR40_Ir3Sn4_Charge0_UHF4_swaplig_0_newlig_OCO2_rev_step46_0_5", + "tm_react__ROST26_W6_Charge4_UHF0_swaplig_0_newlig_S1CCCC1c1ccccn1310_step6_4_1", + "tm_react__MOR2_Yb3_Charge3_UHF1_swaplig_1_newlig_SC1NCCN10_rev_step8_3_2", + "tm_react__MOR3_Cd2_Charge2_UHF0_swaplig_0_newlig_O0_rev_step14_2_1", + "tm_react__MOR33_Fe3_Charge3_UHF5_swaplig_1_newlig_CCCO3_step26_3_6", + "tm_react__ROST40_Tl3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step33_1_1", + "tm_react__MOR23a_Pd4_Charge3_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step5_3_5", + "tm_react__MOR35_La3_Charge3_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step17_3_1", + "tm_react__MOR11_Re4_Charge2_UHF3_swaplig_1_newlig_CCOCFFFCFFF2_step14_2_4", + "tm_react__MOBH8_In3_Charge1_UHF0_swaplig_0_newlig_OC1CCCCCN10_step12_-1_1", + "tm_react__MOR8_Fe3_Charge2_UHF5_swaplig_2_newlig_O0_step6_2_6", + "tm_react__MOR5_Pb4_Charge3_UHF0_swaplig_1_newlig_CCO2_step5_3_1", + "tm_react__MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_CCOPOCCOCC3_step13_2_8", + "tm_react__MOR14_Eu2_Charge0_UHF7_swaplig_0_newlig_CCNOCCNO26_step14_0_8", + "tm_react__MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step37_4_5", + "tm_react__MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step29_2_4", + "tm_react__MOR40_Dy3Mn2_Charge2_UHF10_swaplig_1_newlig_NCNCN0_rev_step17_-2_11", + "tm_react__MOR10_Dy3_Charge2_UHF5_swaplig_0_newlig_CCO2_rev_step3_2_6", + "tm_react__MOR41_Au3_Charge1_UHF2_swaplig_0_newlig_FCFCFFF1_step7_-1_3", + "tm_react__MOR11_Hg2_Charge0_UHF0_swaplig_2_newlig_Oc1ccccc1COO9_rev_step5_0_1", + "tm_react__MOR18_Gd3_Charge2_UHF7_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step17_2_8", + "tm_react__MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step21_0_1", + "tm_react__MOBH31_Pd4_Charge2_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step7_2_5", + "tm_react__MOR40_Fe3Yb3_Charge1_UHF6_swaplig_0_newlig_Clc1ccccc1COO9_rev_step9_-1_7", + "tm_react__ROST15_Tl3_Charge0_UHF0_swaplig_2_newlig_COPOCOC2_rev_step19_0_1", + "tm_react__MOR1_Ga3_Charge3_UHF0_swaplig_1_newlig_COPOCOC2_rev_step7_3_1", + "tm_react__MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_CCCCOSiOOCCCCOCCCC6_step3_3_1", + "tm_react__MOR10_Ir3_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step6_2_5", + "tm_react__MOR20_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_step0_3_5", + "tm_react__MOR11_Mo4_Charge2_UHF2_swaplig_2_newlig_SeCN2_step12_2_3", + "tm_react__MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_ONOO3_step39_2_1", + "tm_react__ROST14_Fe3_Charge0_UHF5_swaplig_2_newlig_CCOCC2_rev_step2_0_6", + "tm_react__ROST32_Zr4_Charge2_UHF0_swaplig_1_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step10_-2_1", + "tm_react__MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_CO1_rev_step32_0_2", + "tm_react__MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_CCNO3_step4_1_5", + "tm_react__ROST41_Tc4_Charge2_UHF3_swaplig_0_newlig_NCCCN04_rev_step22_2_4", + "tm_react__MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_OCN2_step26_0_4", + "tm_react__MOR24_Tl3_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step1_-1_1", + "tm_react__MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step4_2_1", + "tm_react__MOR17_V3_Charge2_UHF2_swaplig_1_newlig_NCNCN0_step1_2_4", + "tm_react__ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_OC1_step29_0_1", + "tm_react__ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step11_-2_1", + "tm_react__ROST13_Y3_Charge1_UHF0_swaplig_1_newlig_CCNO3_step12_1_1", + "tm_react__ROST41_La3_Charge1_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step47_1_1", + "tm_react__ROST1_Eu2_Charge1_UHF7_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step1_-1_8", + "tm_react__MOR27_Ru3_Charge1_UHF5_swaplig_0_newlig_NC1_step26_1_6", + "tm_react__MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_NCOc1cccnc17_step3_1_1", + "tm_react__MOBH29_Dy3_Charge0_UHF5_swaplig_0_newlig_CCc1ccccc10_rev_step3_0_6", + "tm_react__ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step2_0_1", + "tm_react__MOR29_Cr2_Charge0_UHF4_swaplig_0_newlig_CCOCFFFCFFF2_rev_step3_0_5", + "tm_react__MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_CSiCCCC5_rev_step27_0_3", + "tm_react__ROST5_Cr2_Charge2_UHF4_swaplig_0_newlig_COCCOC14_step2_2_5", + "tm_react__MOBH29_Ga3_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step0_0_1", + "tm_react__MOR24_Co3_Charge1_UHF4_swaplig_1_newlig_CCOCC2_step1_-1_5", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step26_2_5", + "tm_react__MOR8_Ru3_Charge2_UHF5_swaplig_2_newlig_CCN2_step11_2_6", + "tm_react__MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step30_0_1", + "tm_react__MOBH28_Ir4_Charge3_UHF5_swaplig_0_newlig_ClCClCOO5_step19_3_6", + "tm_react__MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_OC1CCCCCN10_rev_step7_2_1", + "tm_react__MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step4_0_1", + "tm_react__MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_SC1NCCCC10_step17_-1_6", + "tm_react__ROST1_Nd3_Charge0_UHF3_swaplig_0_newlig_Cl0_step11_0_4", + "tm_react__MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step2_-1_3", + "tm_react__ROST52_Bi3_Charge1_UHF0_swaplig_0_newlig_CH30_step0_-1_1", + "tm_react__ROST14_Lu3_Charge0_UHF0_swaplig_1_newlig_CCCO3_rev_step20_0_1", + "tm_react__MOBH32_Mo4_Charge1_UHF2_swaplig_0_newlig_SC1NCCCC10_rev_step3_1_3", + "tm_react__MOR5_Ga3_Charge2_UHF0_swaplig_2_newlig_NC1Nc2ccccc2S12_rev_step1_2_1", + "tm_react__MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_step29_-1_1", + "tm_react__MOR14_Pd2_Charge0_UHF2_swaplig_0_newlig_OCl3OOO34_step21_0_3", + "tm_react__ROST14_Al3_Charge0_UHF0_swaplig_2_newlig_CO1_rev_step3_0_1", + "tm_react__MOR30_Mg2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step9_0_1", + "tm_react__ROST52_Tl3_Charge1_UHF0_swaplig_0_newlig_ONOO3_step5_-1_1", + "tm_react__MOR41_Bi3_Charge1_UHF0_swaplig_1_newlig_CCOPOCCOCC3_rev_step40_-1_1", + "tm_react__MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCCCC5_rev_step36_1_7", + "tm_react__MOR5_Ce3_Charge2_UHF1_swaplig_2_newlig_c1ccncc13_step12_2_2", + "tm_react__MOR37_Ru4_Charge4_UHF4_swaplig_0_newlig_c1ccncc13_rev_step4_4_5", + "tm_react__ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCCHSiCCC4_step21_-1_2", + "tm_react__MOBH24_Ba2_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step0_1_1", + "tm_react__MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step34_2_5", + "tm_react__MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_CCCN3_rev_step18_2_3", + "tm_react__MOR31_Sn4_Charge2_UHF0_swaplig_0_newlig_I0_step1_2_1", + "tm_react__MOBH35_Be2_Charge2_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step4_2_1", + "tm_react__ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_CC1COBOC1CC4_rev_step0_-1_4", + "tm_react__MOBH31_Ru4_Charge2_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step14_2_5", + "tm_react__MOR39_Au3Al3_Charge4_UHF2_swaplig_0_newlig_CNCPONCCNCC4_step23_4_3", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step14_2_4", + "tm_react__MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step12_0_1", + "tm_react__MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc10_step14_-2_3", + "tm_react__ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCH21_rev_step19_-2_1", + "tm_react__MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step2_-1_1", + "tm_react__MOBH26_Hg2_Charge0_UHF0_swaplig_3_newlig_BH3CN2_step7_0_1", + "tm_react__MOR30_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step9_2_1", + "tm_react__MOR40_Al3Ru4_Charge0_UHF4_swaplig_1_newlig_ONO2_step2_0_5", + "tm_react__MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CSC1_rev_step15_0_6", + "tm_react__ROST29_V2_Charge1_UHF3_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step4_-1_4", + "tm_react__ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_rev_step0_-1_6", + "tm_react__ROST31_Ni2_Charge2_UHF2_swaplig_0_newlig_OClOOO4_step3_-2_3", + "tm_react__MOR28_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step29_2_5", + "tm_react__MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_SeCN2_step8_3_1", + "tm_react__MOBH24_Pt4_Charge3_UHF4_swaplig_1_newlig_Cc1ccncc14_step10_3_5", + "tm_react__MOR22_Co3Lu3_Charge4_UHF4_swaplig_0_newlig_Cl0_rev_step20_4_5", + "tm_react__ROST29_Ca2_Charge1_UHF0_swaplig_0_newlig_I0_step10_-1_1", + "tm_react__MOBH31_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_step9_0_1", + "tm_react__MOR41_Ti4_Charge0_UHF0_swaplig_1_newlig_CCCN3_step36_0_1", + "tm_react__ROST40_Au3_Charge1_UHF2_swaplig_0_newlig_CPCCCPCC15_rev_step24_1_3", + "tm_react__MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step5_2_1", + "tm_react__MOR34_Co3_Charge3_UHF4_swaplig_1_newlig_N1CNc2ccccc122_rev_step33_3_5", + "tm_react__MOBH33_Zr4_Charge1_UHF0_swaplig_0_newlig_CPCc1ccccc11_step1_1_1", + "tm_react__MOR41_Y3_Charge1_UHF0_swaplig_0_newlig_OCN2_step26_-1_1", + "tm_react__ROST29_Pt4_Charge1_UHF4_swaplig_0_newlig_CO1_step7_1_5", + "tm_react__ROST34_Pt4_Charge1_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step24_1_5", + "tm_react__MOR2_Rh3_Charge3_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step3_3_5", + "tm_react__MOR10_Au3_Charge2_UHF2_swaplig_0_newlig_c1ccncc13_rev_step2_2_3", + "tm_react__MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step10_1_6", + "tm_react__ROST41_Zn2_Charge0_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step4_0_1", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step13_0_1", + "tm_react__MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_CC1COBOC1CC4_step21_3_1", + "tm_react__MOBH28_Sr2_Charge1_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step32_1_1", + "tm_react__ROST14_Cd2_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_rev_step19_-1_1", + "tm_react__MOR5_Nd3_Charge2_UHF3_swaplig_2_newlig_C1CCOC13_rev_step32_2_4", + "tm_react__MOR40_Ce3Fe3_Charge1_UHF6_swaplig_1_newlig_OCO2_rev_step37_-1_7", + "tm_react__MOR27_W4_Charge2_UHF2_swaplig_0_newlig_Cl0_step32_2_3", + "tm_react__MOR31_Ce4_Charge2_UHF0_swaplig_0_newlig_NC1_rev_step3_2_1", + "tm_react__MOR12_Fe3_Charge3_UHF5_swaplig_1_newlig_CNCPONCCNCC4_step11_3_6", + "tm_react__MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_1_newlig_Brc1ccccc1COO9_rev_step5_2_2", + "tm_react__MOR31_Cu2_Charge0_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step26_0_2", + "tm_react__MOR23_Pt4_Charge3_UHF4_swaplig_0_newlig_CCO2_step26_3_5", + "tm_react__MOBH25_Sn4_Charge3_UHF0_swaplig_1_newlig_CN1CCNC1S6_step0_3_1", + "tm_react__MOR33_Eu3_Charge3_UHF6_swaplig_1_newlig_Brc1cccnc15_step13_3_7", + "tm_react__MOR5_Cr3_Charge2_UHF3_swaplig_2_newlig_NC1Nc2ccccc2S12_rev_step10_2_4", + "tm_react__MOR33_Cr3_Charge3_UHF3_swaplig_1_newlig_Nc1ccncc14_step5_3_4", + "tm_react__ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_FCFFCOCFFFCFFF5_step17_-2_4", + "tm_react__MOR39_Bi3Nd3_Charge4_UHF3_swaplig_0_newlig_CPCC1_step13_4_4", + "tm_react__MOBH34_Mo4_Charge2_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step2_2_3", + "tm_react__ROST37_In3_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step3_0_1", + "tm_react__MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_CCCCO4_rev_step33_1_1", + "tm_react__MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step25_0_5", + "tm_react__ROST31_Bi3_Charge1_UHF0_swaplig_0_newlig_CSiCCCC5_step10_-1_1", + "tm_react__ROST32_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCO4_rev_step1_-2_3", + "tm_react__MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_rev_step22_1_2", + "tm_react__MOR33_Y3_Charge3_UHF0_swaplig_0_newlig_O0_step31_3_1", + "tm_react__MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_step53_2_1", + "tm_react__MOR24_Y3_Charge1_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step3_-1_1", + "tm_react__MOR17_Co3_Charge2_UHF4_swaplig_0_newlig_CCNO3_step9_2_6", + "tm_react__MOBH33_Re4_Charge1_UHF3_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step15_1_4", + "tm_react__MOR18_Au3_Charge2_UHF2_swaplig_0_newlig_Cc1ccncc14_rev_step2_2_3", + "tm_react__ROST34_Tl3_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step13_0_1", + "tm_react__MOR22_V3Ir3_Charge4_UHF6_swaplig_0_newlig_CC1COBOC1CC4_rev_step14_4_7", + "tm_react__ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step3_0_1", + "tm_react__MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step38_2_5", + "tm_react__MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step32_2_6", + "tm_react__MOBH26_Be2_Charge0_UHF0_swaplig_2_newlig_Fc1ccFcFcFc1F2_step3_0_1", + "tm_react__MOBH24_Cu2_Charge1_UHF1_swaplig_1_newlig_CCO2_step7_1_2", + "tm_react__MOBH29_V3_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_step0_0_3", + "tm_react__MOR1_Bi3_Charge3_UHF0_swaplig_0_newlig_C1CCOC13_step6_3_1", + "tm_react__MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_Nc1ccccc10_step11_4_5", + "tm_react__ROST26_Co2_Charge0_UHF3_swaplig_1_newlig_F0_step13_0_4", + "tm_react__MOR5_Pt4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step54_3_5", + "tm_react__MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_COCO2_rev_step38_1_1", + "tm_react__MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step4_2_5", + "tm_react__MOBH30_Be2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step30_0_1", + "tm_react__MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_CSC1_rev_step12_1_3", + "tm_react__MOR27_W4_Charge2_UHF2_swaplig_0_newlig_CCC1CCCONCONC1O10_step41_2_3", + "tm_react__MOR24_Pm3_Charge1_UHF4_swaplig_1_newlig_SC1NCCCC10_step0_-1_5", + "tm_react__MOR18_Tl3_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_step6_2_1", + "tm_react__MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step4_4_5", + "tm_react__MOR11_Mn4_Charge2_UHF3_swaplig_1_newlig_CSOOO4_rev_step14_2_4", + "tm_react__MOR11_V2_Charge0_UHF3_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step2_0_4", + "tm_react__MOR31_Cd2_Charge0_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_step28_0_1", + "tm_react__MOR18_Pt4_Charge3_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step13_3_5", + "tm_react__MOBH15_Ho3_Charge0_UHF4_swaplig_0_newlig_c1ccncc13_step0_0_5", + "tm_react__MOBH24_Sr2_Charge1_UHF0_swaplig_0_newlig_CCO2_rev_step7_1_1", + "tm_react__MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_CCCO3_rev_step11_4_1", + "tm_react__MOR10_Al3_Charge2_UHF0_swaplig_0_newlig_NCOc1cccnc17_step11_2_1", + "tm_react__MOR35_Bi3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step8_3_1", + "tm_react__MOR40_Cr3Au3_Charge1_UHF5_swaplig_1_newlig_OC1NSOOc2ccccc122_step10_-1_6", + "tm_react__MOBH28_Gd3_Charge2_UHF7_swaplig_0_newlig_O1BOc2ccccc121_step10_2_8", + "tm_react__MOBH15_Eu3_Charge0_UHF6_swaplig_0_newlig_CPCC1_rev_step20_0_7", + "tm_react__ROST14_Dy3_Charge0_UHF5_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step0_0_6", + "tm_react__ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_CO1_step4_0_1", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_NCNO3_rev_step21_4_5", + "tm_react__ROST29_Be2_Charge1_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step6_-1_1", + "tm_react__MOR5_Mn3_Charge2_UHF4_swaplig_2_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step4_2_5", + "tm_react__MOR27_Os4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_rev_step4_2_5", + "tm_react__MOR27_In3_Charge1_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step5_1_1", + "tm_react__MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step5_1_5", + "tm_react__MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_N1CCCN14_rev_step0_1_3", + "tm_react__MOR35_Y3_Charge3_UHF0_swaplig_0_newlig_CSC1_step21_3_1", + "tm_react__MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_SCN0_rev_step18_0_3", + "tm_react__MOR18_Sc3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step11_2_1", + "tm_react__MOR7_Hf4_Charge4_UHF0_swaplig_1_newlig_CCNO3_rev_step13_4_1", + "tm_react__MOR5_Cd2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step15_1_1", + "tm_react__ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_CCN2_step13_0_6", + "tm_react__MOR33_W4_Charge4_UHF2_swaplig_1_newlig_OC1_rev_step57_4_3", + "tm_react__MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_ClCClClCOO6_rev_step30_3_1", + "tm_react__MOR1_Pt2_Charge2_UHF2_swaplig_0_newlig_CNCCONCC4_rev_step3_2_3", + "tm_react__MOR34_Al3_Charge3_UHF0_swaplig_0_newlig_CNCCCO5_rev_step18_3_1", + "tm_react__MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_step12_2_4", + "tm_react__MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step20_2_1", + "tm_react__ROST23_Au1_Charge1_UHF0_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step4_1_1", + "tm_react__MOR21_Ir3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step2_-2_5", + "tm_react__MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_rev_step4_0_3", + "tm_react__MOR39_Lu3Lu3_Charge4_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step6_4_1", + "tm_react__MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_CH30_step14_0_1", + "tm_react__MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_SeCN2_rev_step8_0_1", + "tm_react__MOBH29_Sn4_Charge1_UHF0_swaplig_1_newlig_OC1CCCON16_rev_step3_1_1", + "tm_react__MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step4_-1_1", + "tm_react__MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_F0_step40_0_3", + "tm_react__MOR23_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_rev_step0_3_5", + "tm_react__MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step8_1_1", + "tm_react__MOR18_Tl3_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step6_2_1", + "tm_react__MOR19_Nd3_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step10_2_4", + "tm_react__ROST16_Ti4_Charge0_UHF0_swaplig_0_newlig_CCOO3_rev_step3_0_1", + "tm_react__MOR26_Y3_Charge1_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step4_1_1", + "tm_react__ROST29_Y3_Charge0_UHF0_swaplig_0_newlig_I0_step7_0_1", + "tm_react__MOBH13_Ru4_Charge2_UHF4_swaplig_1_newlig_FCFFCOO6_rev_step10_2_5", + "tm_react__MOBH31_Ru4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_rev_step14_2_5", + "tm_react__MOR33_Y3_Charge3_UHF0_swaplig_1_newlig_O0_step25_3_1", + "tm_react__ROST45_Zr4_Charge2_UHF0_swaplig_1_newlig_CCOCC2_step6_2_1", + "tm_react__MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step18_0_6", + "tm_react__MOBH14_Ir4_Charge3_UHF5_swaplig_1_newlig_NCNCN0_step3_3_7", + "tm_react__MOR18_La3_Charge2_UHF0_swaplig_2_newlig_OC1NSOOc2ccccc122_rev_step12_2_1", + "tm_react__MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step15_1_6", + "tm_react__MOR18_Lu3_Charge2_UHF0_swaplig_2_newlig_I0_step13_2_1", + "tm_react__MOR6_Co2_Charge2_UHF3_swaplig_1_newlig_O0_rev_step7_2_4", + "tm_react__MOR11_Ir4_Charge2_UHF5_swaplig_2_newlig_CCCCO4_step9_2_6", + "tm_react__MOBH19_W4_Charge4_UHF2_swaplig_0_newlig_CN1CCNCC1Se7_step11_4_3", + "tm_react__ROST40_Bi3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step1_1_1", + "tm_react__MOR19_Yb3_Charge2_UHF1_swaplig_2_newlig_CSiCC1_step16_2_2", + "tm_react__ROST15_Sm3_Charge0_UHF5_swaplig_2_newlig_CCCPCCCCCC3_step11_0_6", + "tm_react__MOR22_Co3Co3_Charge4_UHF8_swaplig_0_newlig_FCFF1_rev_step16_4_9", + "tm_react__MOBH25_Ir4_Charge3_UHF5_swaplig_1_newlig_c1ccncc13_rev_step2_3_6", + "tm_react__MOR41_Dy3_Charge1_UHF5_swaplig_1_newlig_CCCO3_rev_step7_-1_6", + "tm_react__MOBH33_Eu2_Charge1_UHF7_swaplig_2_newlig_CH2c1ccccc10_step13_-1_8", + "tm_react__MOR30_Pb4_Charge2_UHF0_swaplig_0_newlig_SCN2_step2_2_1", + "tm_react__MOR11_Pt4_Charge2_UHF4_swaplig_1_newlig_O1BOc2ccccc121_step23_2_5", + "tm_react__ROST41_Fe2_Charge0_UHF4_swaplig_0_newlig_CNCCCNCC15_step32_0_5", + "tm_react__MOR5_Mg2_Charge1_UHF0_swaplig_2_newlig_CNCNO4_rev_step47_1_1", + "tm_react__MOR41_Y3_Charge1_UHF0_swaplig_2_newlig_I0_rev_step15_-1_1", + "tm_react__MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_step7_4_5", + "tm_react__MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step2_3_3", + "tm_react__MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_NCOc1ccncc16_step10_-2_3", + "tm_react__ROST14_Cr2_Charge1_UHF4_swaplig_2_newlig_CCCPCCCCCC3_step13_-1_5", + "tm_react__ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_Brc1cccnc15_step37_0_5", + "tm_react__ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step7_0_1", + "tm_react__MOBH32_Eu2_Charge1_UHF7_swaplig_0_newlig_NN1NCNN14_rev_step9_-1_8", + "tm_react__MOBH15_Dy3_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step4_0_6", + "tm_react__MOR23a_Ho3_Charge2_UHF4_swaplig_1_newlig_CNCCNNCC4_rev_step13_2_5", + "tm_react__MOR30_Pd4_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_step27_2_5", + "tm_react__MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step5_1_4", + "tm_react__ROST52_Ti3_Charge1_UHF1_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step12_-1_2", + "tm_react__MOR30_Mg2_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_step9_0_1", + "tm_react__MOR11_Pd2_Charge0_UHF2_swaplig_2_newlig_ClCH21_step32_0_3", + "tm_react__MOR33_Yb3_Charge3_UHF1_swaplig_1_newlig_C1CCOC13_rev_step16_3_2", + "tm_react__MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step10_2_1", + "tm_react__MOR12_Co3_Charge3_UHF4_swaplig_0_newlig_CCO2_step16_3_5", + "tm_react__MOR41_Ga3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step18_-1_1", + "tm_react__MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_NCOc1ccncc16_rev_step6_4_5", + "tm_react__MOBH33_Pt4_Charge1_UHF4_swaplig_0_newlig_NN1NCNN14_step11_1_5", + "tm_react__MOR40_Er3Re4_Charge0_UHF6_swaplig_1_newlig_SCN2_rev_step22_0_7", + "tm_react__MOR5_Be2_Charge1_UHF0_swaplig_0_newlig_CO1_step25_1_1", + "tm_react__MOBH15_V3_Charge0_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step21_0_3", + "tm_react__ROST20_W4_Charge2_UHF2_swaplig_1_newlig_NCOc1cccnc17_step10_2_3", + "tm_react__MOBH5_Bi3_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc10_step6_2_1", + "tm_react__MOR38_Tc4_Charge4_UHF3_swaplig_0_newlig_CPCc1ccccc11_rev_step27_4_4", + "tm_react__ROST29_Ti2_Charge1_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step0_-1_3", + "tm_react__ROST16_Mo4_Charge0_UHF2_swaplig_0_newlig_Br0_rev_step3_0_3", + "tm_react__MOBH33_Sr2_Charge1_UHF0_swaplig_0_newlig_N0_rev_step13_-1_1", + "tm_react__ROST40_Gd3_Charge1_UHF7_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step27_1_8", + "tm_react__ROST22_Pt4_Charge1_UHF4_swaplig_0_newlig_CN1CCCNCC1O8_step3_1_5", + "tm_react__MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step3_0_3", + "tm_react__MOR41_Ir4_Charge0_UHF5_swaplig_1_newlig_CCCN3_step24_0_6", + "tm_react__MOR11_Be2_Charge0_UHF0_swaplig_2_newlig_FCFCFFF1_step27_0_1", + "tm_react__ROST40_Dy3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step24_1_6", + "tm_react__MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_CPCC1_rev_step23_2_6", + "tm_react__MOR19_Er3_Charge2_UHF3_swaplig_0_newlig_CNCCCO5_step11_2_4", + "tm_react__MOBH4_Ti3_Charge1_UHF1_swaplig_0_newlig_CCO1_rev_step0_-1_2", + "tm_react__ROST15_Yb3_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step17_0_2", + "tm_react__MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_CCc1ccccc10_rev_step18_1_5", + "tm_react__ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_FTeFFFFO6_rev_step3_-2_5", + "tm_react__MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CN1CCCNCC1O8_rev_step16_4_5", + "tm_react__MOBH12_Tc4_Charge0_UHF3_swaplig_1_newlig_CNCSNC3_rev_step4_0_4", + "tm_react__MOR18_Tc4_Charge3_UHF3_swaplig_1_newlig_CNCCN4_rev_step41_3_4", + "tm_react__MOBH12_W4_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step14_0_3", + "tm_react__MOBH32_Be2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step0_-1_1", + "tm_react__MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step37_3_1", + "tm_react__MOR12_V2_Charge2_UHF3_swaplig_1_newlig_CCNO3_step11_2_4", + "tm_react__MOR18_Ru3_Charge2_UHF5_swaplig_0_newlig_CCN2_step9_2_6", + "tm_react__MOBH29_Co3_Charge0_UHF4_swaplig_1_newlig_CSiCCCH24_step2_0_5", + "tm_react__ROST35_Ir3_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step12_-2_5", + "tm_react__MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step2_2_3", + "tm_react__MOR35_W4_Charge4_UHF2_swaplig_1_newlig_CCCN3_rev_step14_4_3", + "tm_react__MOR33_Y3_Charge3_UHF0_swaplig_1_newlig_Cc1ccncc14_rev_step10_3_1", + "tm_react__MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCO4_step4_1_1", + "tm_react__ROST31_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step4_-2_1", + "tm_react__MOR10_Nd3_Charge2_UHF3_swaplig_0_newlig_Nc1ccccc10_rev_step9_2_4", + "tm_react__MOR16_Os4_Charge2_UHF4_swaplig_1_newlig_Cc1ccccCc1N28_rev_step12_-2_5", + "tm_react__ROST24_Tl1_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_step1_1_1", + "tm_react__MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step21_2_5", + "tm_react__MOR39_Au3Pr3_Charge4_UHF4_swaplig_0_newlig_NCc1ccncc15_step6_4_5", + "tm_react__MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step1_2_1", + "tm_react__MOR40_V3Al3_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step16_-1_3", + "tm_react__ROST14_Tm3_Charge0_UHF2_swaplig_1_newlig_CPCCO4_step23_0_3", + "tm_react__MOBH34_Ca2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step15_0_1", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_Tec1ccccc10_step9_2_4", + "tm_react__MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCCH24_rev_step2_2_3", + "tm_react__ROST5_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1cccc2cccnc1209_step1_2_3", + "tm_react__MOR35_Tl3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCN10_step11_3_1", + "tm_react__MOR33_Sc3_Charge3_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step40_3_1", + "tm_react__ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_NNCNS04_step0_1_7", + "tm_react__MOR23a_Nd3_Charge2_UHF3_swaplig_0_newlig_OC1CCCCCN10_step4_2_4", + "tm_react__MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OC1CCCON16_step25_2_1", + "tm_react__MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_CSC1_rev_step28_4_6", + "tm_react__MOR41_La3_Charge1_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step8_-1_1", + "tm_react__MOR27_W4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_rev_step31_2_3", + "tm_react__MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_ClCH21_rev_step31_2_4", + "tm_react__MOR2_Ga3_Charge3_UHF0_swaplig_1_newlig_O0_step1_3_1", + "tm_react__MOBH33_Re4_Charge1_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step0_1_4", + "tm_react__ROST52_Tm3_Charge1_UHF2_swaplig_1_newlig_Brc1ccccc1COO9_step5_-1_3", + "tm_react__MOR12_Ti3_Charge3_UHF1_swaplig_1_newlig_CN1CCNC1S6_step21_3_2", + "tm_react__ROST15_Tl3_Charge0_UHF0_swaplig_1_newlig_CNCCONCC4_step10_0_1", + "tm_react__ROST34_Ti3_Charge0_UHF1_swaplig_0_newlig_CCCCH23_step34_0_2", + "tm_react__MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_Br0_rev_step12_0_6", + "tm_react__MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step0_-1_1", + "tm_react__MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_Clc1cccnc15_rev_step13_3_5", + "tm_react__MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_CO1_rev_step10_0_5", + "tm_react__MOBH28_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_step4_1_2", + "tm_react__MOBH6_Pb2_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_step6_1_2", + "tm_react__MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_step5_1_6", + "tm_react__MOR2_Mn3_Charge3_UHF4_swaplig_0_newlig_S1CCNC13_rev_step2_3_5", + "tm_react__ROST16_Yb3_Charge1_UHF1_swaplig_0_newlig_Cl0_rev_step1_-1_2", + "tm_react__MOR39_Au3Cr3_Charge4_UHF5_swaplig_0_newlig_CNCCSNCC4_rev_step20_4_6", + "tm_react__ROST35_Ru3_Charge2_UHF5_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step6_-2_6", + "tm_react__MOR20_Rh3_Charge2_UHF4_swaplig_1_newlig_CNCCSNCC4_rev_step12_2_5", + "tm_react__MOBH33_Ca2_Charge1_UHF0_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step24_-1_1", + "tm_react__MOR39_Ce3Al3_Charge4_UHF1_swaplig_0_newlig_NCc1ccncc15_step5_4_2", + "tm_react__MOBH3_V3_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_step2_-1_3", + "tm_react__ROST52_Fe3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step0_-1_6", + "tm_react__ROST14_Mn2_Charge1_UHF5_swaplig_0_newlig_CSiCCCH24_rev_step10_-1_6", + "tm_react__MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_rev_step18_2_1", + "tm_react__MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step13_0_1", + "tm_react__ROST23_Hg2_Charge2_UHF0_swaplig_0_newlig_OCc1ccccn107_step1_2_1", + "tm_react__MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_N1CCNC13_step2_2_3", + "tm_react__MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_step18_4_5", + "tm_react__ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCc1ccncc1c1ccccn1CCCC715_rev_step12_0_3", + "tm_react__MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step26_0_1", + "tm_react__MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccc10_step25_0_1", + "tm_react__MOR16_Ir4_Charge2_UHF5_swaplig_1_newlig_N2c1ccccc10_step1_-2_6", + "tm_react__MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_4_1", + "tm_react__MOR8_Y3_Charge2_UHF0_swaplig_1_newlig_CCCN3_rev_step8_2_1", + "tm_react__MOR38_Re4_Charge4_UHF3_swaplig_0_newlig_S1CCNC13_rev_step6_4_4", + "tm_react__MOR31_Tc4_Charge2_UHF3_swaplig_0_newlig_CCCCO4_step12_2_4", + "tm_react__MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_NN1NCNN14_rev_step38_1_6", + "tm_react__ROST45_V4_Charge2_UHF1_swaplig_1_newlig_NCOc1cccnc17_rev_step6_2_2", + "tm_react__MOBH26_Mg2_Charge0_UHF0_swaplig_2_newlig_OCOc1ccccc12_step8_0_1", + "tm_react__MOR8_Mn3_Charge2_UHF4_swaplig_0_newlig_CNCCc1ccccc19_step1_2_5", + "tm_react__MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_Sec1ccccc10_rev_step11_1_8", + "tm_react__MOBH13_Hf4_Charge2_UHF0_swaplig_1_newlig_SeCN2_step3_2_1", + "tm_react__MOBH12_Pd4_Charge0_UHF4_swaplig_1_newlig_CCNO3_step25_0_5", + "tm_react__MOBH26_Co3_Charge1_UHF4_swaplig_2_newlig_COCO2_step21_1_5", + "tm_react__MOR34_Au3_Charge3_UHF2_swaplig_1_newlig_NH3CCOO4_rev_step14_3_3", + "tm_react__ROST13_Bi3_Charge1_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step15_1_1", + "tm_react__ROST53_Hf4_Charge0_UHF0_swaplig_0_newlig_SeCN2_rev_step15_0_1", + "tm_react__MOBH24_Ti4_Charge3_UHF0_swaplig_1_newlig_N1CCCN14_step8_3_1", + "tm_react__MOBH24_Zr4_Charge3_UHF0_swaplig_1_newlig_O0_step6_3_1", + "tm_react__MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_Br0_step12_0_1", + "tm_react__ROST20_Ce4_Charge2_UHF0_swaplig_1_newlig_CCNCSNCC4_step9_2_1", + "tm_react__MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_CCc1ccccc10_rev_step7_2_1", + "tm_react__ROST29_Sc3_Charge0_UHF0_swaplig_0_newlig_OCO2_step16_0_1", + "tm_react__MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CSiCCCC5_step73_2_5", + "tm_react__MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_CNCCN4_rev_step8_1_3", + "tm_react__MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step3_2_5", + "tm_react__MOBH29_Ce3_Charge0_UHF1_swaplig_0_newlig_CSiCCCC5_rev_step36_0_2", + "tm_react__MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_CSCO1_rev_step10_1_1", + "tm_react__ROST15_Mn2_Charge1_UHF5_swaplig_1_newlig_NCOc1ccncc16_step15_-1_6", + "tm_react__MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_ClCClClCOO6_step25_0_6", + "tm_react__ROST31_Ce4_Charge0_UHF0_swaplig_0_newlig_NCNCN0_rev_step1_0_1", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_step49_0_1", + "tm_react__MOBH23_Pd4_Charge1_UHF4_swaplig_0_newlig_c1ccncc13_rev_step8_1_5", + "tm_react__ROST13_Al3_Charge1_UHF0_swaplig_0_newlig_COCCOC14_step13_1_1", + "tm_react__ROST34_Mn2_Charge1_UHF5_swaplig_0_newlig_Fc1ccccc14_step15_-1_6", + "tm_react__MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step20_0_1", + "tm_react__MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_N1CCNC13_rev_step39_2_3", + "tm_react__MOR9_Mn3_Charge2_UHF4_swaplig_0_newlig_CCCPCCCCCC3_step4_2_5", + "tm_react__MOR21_Au3_Charge2_UHF2_swaplig_1_newlig_OC1NSOOc2ccccc122_step11_-2_3", + "tm_react__MOBH17_Mn2_Charge2_UHF5_swaplig_0_newlig_Clc1cccnc15_rev_step21_2_6", + "tm_react__MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_Nc1ccncc14_step10_2_3", + "tm_react__MOBH28_Os4_Charge3_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step14_3_5", + "tm_react__ROST41_Lu3_Charge1_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step6_1_1", + "tm_react__MOBH15_Ti3_Charge0_UHF1_swaplig_0_newlig_SC1NCCCC10_rev_step10_0_2", + "tm_react__ROST13_Be2_Charge0_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step10_0_1", + "tm_react__MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step22_0_3", + "tm_react__MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step35_0_1", + "tm_react__MOR41_Pd4_Charge0_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_step25_0_5", + "tm_react__MOBH14_Pt4_Charge3_UHF4_swaplig_1_newlig_CH30_step3_3_6", + "tm_react__ROST13_Gd3_Charge1_UHF7_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_1_8", + "tm_react__MOR30_Zn2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step4_0_1", + "tm_react__MOR27_Sn4_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step29_2_1" + ], + "rel_path": [ + "tm_react/MOBH32_Pt4_Charge1_UHF4_swaplig_0_newlig_CO1_rev_step16_1_5", + "tm_react/MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CCOCC2_rev_step10_2_7", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step10_0_3", + "tm_react/MOBH31_Pd4_Charge2_UHF4_swaplig_0_newlig_SCN0_rev_step3_2_5", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_FBFFF0_step58_2_4", + "tm_react/MOBH29_Lu3_Charge0_UHF0_swaplig_1_newlig_NCNCN0_step17_0_1", + "tm_react/MOR39_Yb3Co3_Charge4_UHF5_swaplig_0_newlig_CPCC1_step15_4_6", + "tm_react/MOBH19_Hf4_Charge4_UHF0_swaplig_0_newlig_NC1Nc2ccccc2S12_step5_4_1", + "tm_react/MOR13_Tm3_Charge2_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step1_2_3", + "tm_react/MOR18_La3_Charge2_UHF0_swaplig_0_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_rev_step4_2_1", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_ONO2_rev_step35_2_4", + "tm_react/ROST14_V3_Charge0_UHF2_swaplig_2_newlig_CCCPCCCCCC3_rev_step0_0_3", + "tm_react/MOR11_V4_Charge2_UHF1_swaplig_2_newlig_ONOO3_rev_step14_2_2", + "tm_react/ROST31_Ce3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc12_step15_-1_2", + "tm_react/MOR20_Au3_Charge2_UHF2_swaplig_1_newlig_N1CCNC13_step9_2_3", + "tm_react/MOR10_Mn3_Charge2_UHF4_swaplig_0_newlig_CCN2_rev_step1_2_5", + "tm_react/ROST21_Ti4_Charge2_UHF0_swaplig_0_newlig_CN1CCCNC1ON5_step2_2_1", + "tm_react/MOR7_Re4_Charge4_UHF3_swaplig_2_newlig_CCN2_step5_4_4", + "tm_react/MOR5_Au3_Charge2_UHF2_swaplig_0_newlig_N0_rev_step14_2_3", + "tm_react/MOBH29_Gd3_Charge0_UHF7_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step6_0_8", + "tm_react/MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_CCOCC2_step4_2_1", + "tm_react/MOR8_Os4_Charge3_UHF4_swaplig_1_newlig_CSCO3_rev_step5_3_5", + "tm_react/ROST59_Bi3_Charge1_UHF0_swaplig_3_newlig_Cl0_rev_step2_-1_1", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step21_0_1", + "tm_react/MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_N1CCNC13_rev_step3_4_1", + "tm_react/MOR23a_Gd3_Charge2_UHF7_swaplig_0_newlig_COPOCOC2_step17_2_8", + "tm_react/MOR28_Sn4_Charge2_UHF0_swaplig_0_newlig_Tec1ccccc10_step2_2_1", + "tm_react/MOR29_Co2_Charge0_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step29_0_4", + "tm_react/MOR34_Sn4_Charge4_UHF0_swaplig_1_newlig_OC1_step23_4_1", + "tm_react/MOBH35_Sr2_Charge2_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step5_2_1", + "tm_react/MOBH28_Dy3_Charge2_UHF5_swaplig_0_newlig_ClCH21_step19_2_6", + "tm_react/ROST20_Ti4_Charge2_UHF0_swaplig_1_newlig_CN1CCCNC1ON5_step12_2_1", + "tm_react/MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step10_1_1", + "tm_react/MOBH17_Eu2_Charge2_UHF7_swaplig_0_newlig_c1ccncc13_rev_step28_2_8", + "tm_react/MOR23_Ce3_Charge2_UHF1_swaplig_0_newlig_S1CCNC13_rev_step17_2_2", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_1_newlig_CSOOO4_step4_-2_1", + "tm_react/MOR35_La3_Charge3_UHF0_swaplig_0_newlig_CCNCSNCC4_step12_3_1", + "tm_react/MOR9_Ir3_Charge2_UHF4_swaplig_1_newlig_F0_rev_step0_2_5", + "tm_react/ROST40_Ti3_Charge1_UHF1_swaplig_0_newlig_NCCN03_rev_step27_1_2", + "tm_react/MOR41_Sc3_Charge1_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step17_-1_1", + "tm_react/MOBH8_Au3_Charge1_UHF2_swaplig_0_newlig_CCN2_rev_step8_-1_3", + "tm_react/MOBH28_Fe3_Charge2_UHF5_swaplig_0_newlig_CC1CCCCN16_rev_step12_2_6", + "tm_react/MOBH33_Ir4_Charge1_UHF5_swaplig_1_newlig_CSCO1_step28_1_6", + "tm_react/ROST29_Ca2_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step3_-1_1", + "tm_react/MOR2_Ru3_Charge3_UHF5_swaplig_1_newlig_Clc1cccnc15_step1_3_6", + "tm_react/MOBH35_Mo4_Charge4_UHF2_swaplig_0_newlig_I0_step10_4_3", + "tm_react/MOR20_Eu3_Charge2_UHF6_swaplig_1_newlig_NN1NCNN14_step3_2_7", + "tm_react/MOR34_Yb3_Charge3_UHF1_swaplig_0_newlig_CN1CCNCC1Se7_step12_3_2", + "tm_react/ROST32_Hf4_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step10_-2_1", + "tm_react/MOR20_V3_Charge2_UHF2_swaplig_0_newlig_Clc1cccnc15_rev_step1_2_3", + "tm_react/MOBH15_Tm3_Charge0_UHF2_swaplig_0_newlig_CCNO3_rev_step6_0_3", + "tm_react/ROST40_Bi3_Charge1_UHF0_swaplig_0_newlig_Nc1ccccn1c1ccccn1612_step20_1_1", + "tm_react/ROST31_Pt4_Charge0_UHF4_swaplig_0_newlig_ClCClCOO5_step14_0_5", + "tm_react/ROST24_Tl1_Charge1_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_rev_step20_1_1", + "tm_react/ROST16_Ru3_Charge1_UHF5_swaplig_0_newlig_CH2c1ccccc10_step13_-1_6", + "tm_react/ROST53_Re4_Charge0_UHF3_swaplig_0_newlig_CCCCO4_rev_step7_0_4", + "tm_react/MOR33_Lu3_Charge3_UHF0_swaplig_1_newlig_C1CCOC13_step30_3_1", + "tm_react/MOBH35_Mg2_Charge2_UHF0_swaplig_0_newlig_F0_rev_step17_2_1", + "tm_react/MOR22_Co3V3_Charge4_UHF6_swaplig_0_newlig_CSiCCSiTeSiCCCSiCCC5_rev_step10_4_7", + "tm_react/MOR14_Pt2_Charge0_UHF2_swaplig_0_newlig_CCNOCCNO26_step9_0_3", + "tm_react/MOBH9_Co3_Charge1_UHF4_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step7_-1_5", + "tm_react/MOR34_Os4_Charge4_UHF4_swaplig_1_newlig_N1CCCN14_step23_4_5", + "tm_react/MOBH25_Ti4_Charge3_UHF0_swaplig_0_newlig_N0_rev_step4_3_1", + "tm_react/ROST7_Zn2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc1NSiCCC411_rev_step8_0_1", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_0_newlig_OClOOO4_rev_step11_0_3", + "tm_react/ROST40_Sn2_Charge0_UHF0_swaplig_0_newlig_Nc1cccc2cccnc1209_step30_0_1", + "tm_react/ROST26_Ni2_Charge0_UHF2_swaplig_1_newlig_SCN2_step46_0_3", + "tm_react/MOBH31_Ir4_Charge2_UHF5_swaplig_0_newlig_OS1ONCOc2ccccc125_step6_2_6", + "tm_react/MOR41_Ir4_Charge0_UHF5_swaplig_0_newlig_NCNCN0_rev_step12_0_6", + "tm_react/MOR27_Fe3_Charge1_UHF5_swaplig_0_newlig_CCOO3_step34_1_6", + "tm_react/MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_FCFF1_step20_0_1", + "tm_react/MOR12_Pd2_Charge2_UHF2_swaplig_1_newlig_CN1CCCNC1ON5_rev_step15_2_3", + "tm_react/MOBH34_V2_Charge0_UHF3_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step4_0_4", + "tm_react/MOR29_Mo4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_step0_2_3", + "tm_react/ROST26_V2_Charge0_UHF3_swaplig_1_newlig_NC1_rev_step9_0_4", + "tm_react/ROST59_Ga3_Charge1_UHF0_swaplig_0_newlig_NC1_step9_-1_1", + "tm_react/MOR34_Rh3_Charge3_UHF4_swaplig_1_newlig_CCCPCCCCCC3_step17_3_5", + "tm_react/ROST34_Mn4_Charge1_UHF3_swaplig_0_newlig_CSiCCCC5_rev_step3_1_4", + "tm_react/MOBH33_Os4_Charge1_UHF4_swaplig_0_newlig_CCN2_step6_1_5", + "tm_react/ROST16_Ga3_Charge1_UHF0_swaplig_0_newlig_Br0_step25_-1_1", + "tm_react/MOR21_Tl3_Charge2_UHF0_swaplig_1_newlig_CCc1ccccc10_step14_-2_1", + "tm_react/ROST16_Sm3_Charge1_UHF5_swaplig_0_newlig_FBFFF0_step5_-1_6", + "tm_react/MOBH25_Os4_Charge3_UHF4_swaplig_1_newlig_NCNS3_step4_3_5", + "tm_react/ROST13_Ir3_Charge1_UHF4_swaplig_0_newlig_CNCCCNCC15_step6_1_5", + "tm_react/ROST22_Os4_Charge1_UHF4_swaplig_0_newlig_CPCC1_rev_step0_1_5", + "tm_react/ROST15_Ti2_Charge1_UHF2_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step18_-1_3", + "tm_react/ROST13_Gd3_Charge1_UHF7_swaplig_1_newlig_C1CCOC13_rev_step9_1_8", + "tm_react/MOBH25_Pt2_Charge1_UHF2_swaplig_0_newlig_CCCN3_rev_step7_1_3", + "tm_react/ROST37_V3_Charge0_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step8_0_3", + "tm_react/MOBH4_Bi3_Charge1_UHF0_swaplig_0_newlig_CSiCCCHSiCCC4_step22_-1_1", + "tm_react/ROST59_Pd4_Charge0_UHF4_swaplig_1_newlig_NCNO3_rev_step14_0_5", + "tm_react/MOR1_Sc3_Charge3_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step7_3_1", + "tm_react/MOR30_Ni2_Charge0_UHF2_swaplig_0_newlig_CCC1CCCONCONC1O10_step1_0_3", + "tm_react/MOR27_Ir4_Charge2_UHF5_swaplig_0_newlig_Oc1ccccc1COO9_step37_2_6", + "tm_react/MOR39_Sc3Fe3_Charge4_UHF5_swaplig_0_newlig_CN1CCNC1S6_rev_step7_4_6", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_COPOCOC2_rev_step15_4_5", + "tm_react/MOR30_W4_Charge2_UHF2_swaplig_0_newlig_Sc1ccccc10_rev_step21_2_3", + "tm_react/MOR23_Al3_Charge2_UHF0_swaplig_2_newlig_CH30_step28_2_1", + "tm_react/MOR39_Bi3V3_Charge4_UHF2_swaplig_0_newlig_NN1NCNN14_rev_step21_4_3", + "tm_react/MOR35_Rh3_Charge3_UHF4_swaplig_1_newlig_CN1CCNC14_step33_3_5", + "tm_react/MOBH28_Ce3_Charge2_UHF1_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step15_2_2", + "tm_react/MOR20_Nd3_Charge2_UHF3_swaplig_0_newlig_CC1NCCN12_step0_2_4", + "tm_react/MOR9_Bi3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step8_2_1", + "tm_react/MOR30_W4_Charge2_UHF2_swaplig_0_newlig_SCN0_rev_step26_2_3", + "tm_react/MOR5_Tl3_Charge2_UHF0_swaplig_1_newlig_CSCO3_rev_step4_2_1", + "tm_react/MOBH29_Re4_Charge1_UHF3_swaplig_1_newlig_CSiCCO4_step13_1_4", + "tm_react/ROST45_Pb4_Charge2_UHF0_swaplig_0_newlig_NC1_rev_step8_2_1", + "tm_react/MOBH19_Be2_Charge2_UHF0_swaplig_0_newlig_CC1CCNN1C4_rev_step39_2_1", + "tm_react/MOR5_Ni2_Charge1_UHF2_swaplig_2_newlig_c1ccccc1Pc1ccccc1c1ccccc16_rev_step12_1_3", + "tm_react/MOR8_Er3_Charge2_UHF3_swaplig_1_newlig_S1CCNC13_step0_2_4", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_NH3CCOO4_rev_step27_4_5", + "tm_react/MOBH3_Lu3_Charge1_UHF0_swaplig_0_newlig_ClCClCOO5_step0_-1_1", + "tm_react/MOBH34_Pt2_Charge0_UHF2_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step16_0_3", + "tm_react/MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_OCOc1ccccc12_step32_2_4", + "tm_react/MOBH34_Mn2_Charge0_UHF5_swaplig_0_newlig_CSOOO4_step12_0_6", + "tm_react/MOBH3_Ti3_Charge1_UHF1_swaplig_0_newlig_CCOCFFFCFFF2_rev_step4_-1_2", + "tm_react/MOR38_Tc4_Charge4_UHF3_swaplig_0_newlig_CCOPOCCOCC3_rev_step6_4_4", + "tm_react/MOR33_Rh3_Charge3_UHF4_swaplig_0_newlig_C1N2CN3CN1CPC2C37_step9_3_5", + "tm_react/MOR34_W4_Charge4_UHF2_swaplig_0_newlig_Nc1ccccc10_rev_step2_4_3", + "tm_react/MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step7_0_2", + "tm_react/MOR30_Pt4_Charge2_UHF4_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step21_2_5", + "tm_react/ROST14_Fe2_Charge1_UHF4_swaplig_2_newlig_CN1CCNC1S6_rev_step8_-1_5", + "tm_react/ROST15_Pd2_Charge1_UHF2_swaplig_1_newlig_CNCCONCC4_step20_-1_3", + "tm_react/MOBH29_Yb3_Charge0_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step2_0_2", + "tm_react/MOR28_In3_Charge1_UHF0_swaplig_0_newlig_CSiCCCC5_rev_step27_1_1", + "tm_react/MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_Fc1cFcFcScFc1F7_step19_1_8", + "tm_react/MOR22_Lu3Y3_Charge4_UHF0_swaplig_0_newlig_Tec1ccccc10_step3_4_1", + "tm_react/MOBH7_Nd3_Charge2_UHF3_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step11_2_5", + "tm_react/MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_BH3CN2_rev_step6_0_5", + "tm_react/ROST14_Fe3_Charge0_UHF5_swaplig_1_newlig_S1CCNC13_rev_step1_0_6", + "tm_react/MOR41_Sn4_Charge0_UHF0_swaplig_0_newlig_CCCCH23_step17_0_1", + "tm_react/ROST29_Tb3_Charge0_UHF6_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step10_0_7", + "tm_react/MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step0_1_3", + "tm_react/ROST31_Ti3_Charge1_UHF1_swaplig_0_newlig_OC1NSOOc2ccccc122_step8_-1_2", + "tm_react/MOR35_W4_Charge4_UHF2_swaplig_0_newlig_NCc1cccnc16_step10_4_3", + "tm_react/MOR39_Eu3Bi3_Charge4_UHF6_swaplig_0_newlig_CN1CCCNCC1O8_rev_step4_4_7", + "tm_react/MOR19_Er3_Charge2_UHF3_swaplig_2_newlig_FCFFCOO6_step7_2_4", + "tm_react/MOR30_Hf4_Charge2_UHF0_swaplig_0_newlig_ONO2_step8_2_1", + "tm_react/MOR12_Co3_Charge3_UHF4_swaplig_0_newlig_Cc1ccncc14_step3_3_5", + "tm_react/MOR39_Sm3Lu3_Charge4_UHF5_swaplig_0_newlig_CNCCCO5_step23_4_6", + "tm_react/ROST15_Tm3_Charge0_UHF2_swaplig_2_newlig_CN1CCCNC1ON5_step19_0_3", + "tm_react/MOBH33_Pd4_Charge1_UHF4_swaplig_2_newlig_SCN0_rev_step1_1_5", + "tm_react/MOR40_Ti3Hg2_Charge2_UHF1_swaplig_0_newlig_CNCCc1ccccc19_step12_-2_2", + "tm_react/MOR14_Cd2_Charge0_UHF0_swaplig_0_newlig_SC1Nc2ccccc2S102_rev_step28_0_1", + "tm_react/ROST34_Gd3_Charge0_UHF7_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step24_0_8", + "tm_react/ROST15_Pm3_Charge0_UHF4_swaplig_2_newlig_C1CCOC13_rev_step23_0_5", + "tm_react/MOR19_La3_Charge2_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step7_2_1", + "tm_react/MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_CCOPOCCOCC3_rev_step16_3_2", + "tm_react/MOBH12_Tc4_Charge0_UHF3_swaplig_1_newlig_CNHCCc1ccccc19_step5_0_4", + "tm_react/MOR27_Rh3_Charge1_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step18_1_5", + "tm_react/MOBH26_Al3_Charge1_UHF0_swaplig_2_newlig_Fc1cFcFcScFc1F7_step3_1_1", + "tm_react/ROST15_Y3_Charge0_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_step33_0_1", + "tm_react/MOR28_Sc3_Charge1_UHF0_swaplig_0_newlig_Br0_rev_step31_1_1", + "tm_react/MOR38_Pb4_Charge4_UHF0_swaplig_0_newlig_CNCPONCCNCC4_rev_step1_4_1", + "tm_react/ROST16_Sr2_Charge2_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step10_-2_1", + "tm_react/MOR27_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCC1_rev_step17_2_5", + "tm_react/ROST31_V2_Charge2_UHF3_swaplig_0_newlig_CSiCCO4_step24_-2_4", + "tm_react/ROST41_In3_Charge1_UHF0_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step41_1_1", + "tm_react/MOR6_Be2_Charge2_UHF0_swaplig_1_newlig_c1ccncc13_step0_2_1", + "tm_react/MOR18_Ru3_Charge2_UHF5_swaplig_2_newlig_CCc1ccccc10_step5_2_6", + "tm_react/ROST21_Ir4_Charge2_UHF5_swaplig_0_newlig_CN1CCNC1S6_step1_2_6", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_COCO2_step78_2_4", + "tm_react/MOR41_Pb4_Charge0_UHF0_swaplig_1_newlig_CCCPCCCCCC3_rev_step31_0_1", + "tm_react/ROST1_Ir3_Charge0_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_step17_0_5", + "tm_react/MOBH19_Ir4_Charge4_UHF5_swaplig_0_newlig_CNCCO4_step31_4_6", + "tm_react/MOR27_Au3_Charge1_UHF2_swaplig_0_newlig_OS1ONCOc2ccccc125_step41_1_3", + "tm_react/MOR18_Pt4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step23_3_5", + "tm_react/ROST34_Tb3_Charge0_UHF6_swaplig_0_newlig_CC1CCCCN16_step22_0_7", + "tm_react/MOBH30_Ca2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccn106_rev_step10_0_1", + "tm_react/MOR39_Tm3Yb3_Charge4_UHF3_swaplig_0_newlig_CCN2_step18_4_4", + "tm_react/MOR6_Gd3_Charge3_UHF7_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step10_3_8", + "tm_react/MOBH28_Cd2_Charge1_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step13_1_1", + "tm_react/MOR22_Fe3Ti3_Charge4_UHF6_swaplig_0_newlig_OCO2_rev_step14_4_7", + "tm_react/ROST53_Pd4_Charge0_UHF4_swaplig_0_newlig_CSiCCCC5_rev_step16_0_5", + "tm_react/ROST40_Pd4_Charge2_UHF4_swaplig_0_newlig_NC1NCCS1C1CSCN1N210_step45_2_5", + "tm_react/MOR14_Sn2_Charge0_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccc1613_rev_step13_0_1", + "tm_react/MOR34_Ti4_Charge4_UHF0_swaplig_1_newlig_NCc1cccnc16_rev_step21_4_1", + "tm_react/MOR33_Gd3_Charge3_UHF7_swaplig_1_newlig_c1ccncc13_rev_step31_3_8", + "tm_react/MOR19_V4_Charge3_UHF1_swaplig_2_newlig_CCCc1ccccCCCc1O12_rev_step8_3_2", + "tm_react/ROST26_Lu3_Charge1_UHF0_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_step3_1_1", + "tm_react/ROST15_Co2_Charge1_UHF3_swaplig_2_newlig_CN1CCCNCC1O8_step1_-1_4", + "tm_react/MOR41_W4_Charge0_UHF2_swaplig_2_newlig_FCFFCOCFFFCFFF5_rev_step6_0_3", + "tm_react/MOBH29_Tl3_Charge0_UHF0_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step15_0_1", + "tm_react/MOBH28_Tm3_Charge2_UHF2_swaplig_0_newlig_On1ccccc10_step31_2_4", + "tm_react/MOBH33_Pb2_Charge1_UHF0_swaplig_0_newlig_CPc1ccccc1c1ccccc11_step13_-1_1", + "tm_react/MOR29_Ca2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step31_0_1", + "tm_react/MOBH12_Pd4_Charge0_UHF4_swaplig_1_newlig_SC1NCCCC10_rev_step11_0_5", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_step9_2_5", + "tm_react/ROST14_Bi3_Charge0_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step16_0_1", + "tm_react/MOR23_Re4_Charge3_UHF3_swaplig_2_newlig_c1ccc2ccccc2c14_step19_3_4", + "tm_react/MOBH10_Hg1V5_Charge2_UHF1_swaplig_0_newlig_CSiCCCHSiCCC4_step16_2_2", + "tm_react/ROST41_Pb4_Charge2_UHF0_swaplig_0_newlig_OCc1ccccn107_step11_2_1", + "tm_react/MOBH28_Bi3_Charge2_UHF0_swaplig_0_newlig_CSOOO4_rev_step37_2_1", + "tm_react/ROST33_Ir4_Charge1_UHF5_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step20_-1_6", + "tm_react/MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCc1ccccc10_rev_step8_1_8", + "tm_react/MOR35_Pr3_Charge3_UHF2_swaplig_1_newlig_CCO2_step1_3_3", + "tm_react/ROST35_Yb3_Charge2_UHF1_swaplig_0_newlig_c1ccccc1Nc1ccccc16_step7_-2_2", + "tm_react/MOR27_V3_Charge1_UHF2_swaplig_0_newlig_Br0_step0_1_3", + "tm_react/ROST41_V4_Charge2_UHF1_swaplig_0_newlig_CAsCc1ccccc1AsCC19_rev_step1_2_2", + "tm_react/MOBH32_Zn2_Charge1_UHF0_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step3_-1_1", + "tm_react/MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_COPOCOC2_rev_step23_1_6", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_CO1_step14_2_5", + "tm_react/MOBH31_Pd2_Charge0_UHF2_swaplig_0_newlig_CNCCc1ccccc19_step5_0_3", + "tm_react/MOR41_Ce3_Charge1_UHF1_swaplig_0_newlig_OCOc1ccccc12_rev_step12_-1_2", + "tm_react/MOR11_Pb2_Charge0_UHF0_swaplig_1_newlig_CCCCH23_step1_0_1", + "tm_react/MOR26_Ga3_Charge1_UHF0_swaplig_0_newlig_FTeFFFFO6_rev_step16_1_1", + "tm_react/ROST15_La3_Charge0_UHF0_swaplig_2_newlig_N1CCCN14_rev_step15_0_1", + "tm_react/MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CPCc1ccccc11_rev_step11_4_5", + "tm_react/MOR23a_Ru4_Charge3_UHF4_swaplig_1_newlig_CCCN3_rev_step6_3_5", + "tm_react/ROST13_In3_Charge1_UHF0_swaplig_1_newlig_C1N2CN3CN1CPC2C37_rev_step9_1_1", + "tm_react/MOR12_Sn2_Charge2_UHF0_swaplig_1_newlig_OPc1ccccc1c1ccccc1c1ccccc10_step11_2_1", + "tm_react/MOR26_La3_Charge1_UHF0_swaplig_0_newlig_CSiCCO4_rev_step18_1_1", + "tm_react/ROST20_Ce4_Charge2_UHF0_swaplig_1_newlig_NCc1ccncc15_rev_step7_2_1", + "tm_react/MOBH28_Zn2_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1CH27_rev_step0_1_1", + "tm_react/MOR8_Ir4_Charge3_UHF5_swaplig_2_newlig_CNCCSNCC4_step2_3_6", + "tm_react/MOBH12_W4_Charge0_UHF2_swaplig_1_newlig_c1ccncc13_rev_step16_0_3", + "tm_react/MOBH19_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step22_2_5", + "tm_react/MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_step33_0_3", + "tm_react/MOR11_Sn2_Charge0_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step19_0_1", + "tm_react/MOR1_Tl3_Charge3_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step8_3_1", + "tm_react/MOBH32_Ba2_Charge1_UHF0_swaplig_0_newlig_CCNCCCOc1cccnc111_rev_step20_-1_1", + "tm_react/MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_NCc1ccccc1N1CCNC111_rev_step27_2_6", + "tm_react/MOBH24_Ti2_Charge1_UHF2_swaplig_1_newlig_OC1_rev_step8_1_3", + "tm_react/ROST33_Mo4_Charge1_UHF2_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step7_-1_3", + "tm_react/MOR33_V3_Charge3_UHF2_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_rev_step15_3_3", + "tm_react/MOR27_W4_Charge2_UHF2_swaplig_0_newlig_ClCClClCOO6_rev_step20_2_3", + "tm_react/ROST37_Ti3_Charge0_UHF1_swaplig_0_newlig_CCc1ccccc10_step6_0_2", + "tm_react/MOR27_Ti4_Charge2_UHF0_swaplig_0_newlig_Fc1cFcFcScFc1F7_step9_2_1", + "tm_react/MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCC1CCCONCONC1O10_rev_step29_1_8", + "tm_react/MOR40_In3Pb4_Charge0_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_rev_step2_0_1", + "tm_react/ROST37_Ir3_Charge0_UHF4_swaplig_0_newlig_ONOO3_step2_0_5", + "tm_react/MOBH27_Zn2_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_step9_1_2", + "tm_react/ROST29_Ba2_Charge1_UHF0_swaplig_0_newlig_NC1_rev_step3_-1_1", + "tm_react/MOBH8_Cu2_Charge2_UHF1_swaplig_0_newlig_SC1NCCCC10_step7_-2_2", + "tm_react/ROST16_Gd3_Charge1_UHF7_swaplig_0_newlig_O1BOc2ccccc121_rev_step6_-1_8", + "tm_react/MOR12_Ga3_Charge3_UHF0_swaplig_0_newlig_CPCCO4_rev_step3_3_1", + "tm_react/MOBH33_V4_Charge1_UHF1_swaplig_0_newlig_COPOCOC2_rev_step10_1_2", + "tm_react/MOR5_Cu2_Charge1_UHF1_swaplig_0_newlig_SC1NCCCN10_rev_step42_1_2", + "tm_react/ROST14_Pd2_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_rev_step15_-1_3", + "tm_react/MOBH15_Pr3_Charge0_UHF2_swaplig_0_newlig_CNCCO4_step9_0_3", + "tm_react/MOR35_Ga3_Charge3_UHF0_swaplig_1_newlig_CNCPONCCNCC4_rev_step5_3_1", + "tm_react/ROST7_In3_Charge1_UHF0_swaplig_0_newlig_SC1SCCSS1S57_rev_step4_1_1", + "tm_react/MOBH17_Cr2_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_rev_step36_2_5", + "tm_react/MOR20_Zr4_Charge3_UHF0_swaplig_2_newlig_Br0_step16_3_1", + "tm_react/ROST53_Tc4_Charge0_UHF3_swaplig_0_newlig_Fc1ccFcFcFc1F2_rev_step2_0_4", + "tm_react/ROST13_Pt2_Charge0_UHF2_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step0_0_3", + "tm_react/MOBH3_Sr2_Charge2_UHF0_swaplig_0_newlig_CH30_rev_step6_-2_1", + "tm_react/MOR27_Mn3_Charge1_UHF4_swaplig_0_newlig_OCOc1ccccc1NOONOO2_rev_step26_1_5", + "tm_react/MOR33_Tc4_Charge4_UHF3_swaplig_0_newlig_N1CNc2ccccc122_step17_4_4", + "tm_react/MOBH4_Zn2_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step19_-2_1", + "tm_react/MOR33_Al3_Charge3_UHF0_swaplig_0_newlig_CNCCO4_step18_3_1", + "tm_react/MOBH30_V2_Charge0_UHF3_swaplig_0_newlig_CNCCc1ccccc119_rev_step8_0_4", + "tm_react/MOBH24_Mn4_Charge3_UHF3_swaplig_0_newlig_NCc1cccnc16_step10_3_4", + "tm_react/MOBH35_Zn2_Charge2_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step6_2_1", + "tm_react/MOR19_Ti4_Charge3_UHF0_swaplig_2_newlig_CO1_step32_3_1", + "tm_react/MOBH25_Pt4_Charge3_UHF4_swaplig_1_newlig_NCNS3_rev_step12_3_5", + "tm_react/ROST13_Mn3_Charge1_UHF4_swaplig_1_newlig_CSCO3_rev_step11_1_5", + "tm_react/MOR21_V3_Charge2_UHF2_swaplig_1_newlig_NCNCN0_step10_-2_3", + "tm_react/MOR6_Mn2_Charge2_UHF5_swaplig_0_newlig_CCO2_step4_2_6", + "tm_react/MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_CCNO3_rev_step24_2_1", + "tm_react/MOBH31_Ti4_Charge2_UHF0_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step4_2_1", + "tm_react/ROST34_Sc3_Charge0_UHF0_swaplig_0_newlig_Cl0_step28_0_1", + "tm_react/MOBH28_Ti3_Charge2_UHF1_swaplig_0_newlig_Sec1ccccc10_step13_2_2", + "tm_react/MOR28_Gd3_Charge1_UHF7_swaplig_0_newlig_CCCCCC5_rev_step2_1_8", + "tm_react/MOR23a_In3_Charge2_UHF0_swaplig_0_newlig_CNCCCO5_step3_2_1", + "tm_react/MOBH28_Sn4_Charge3_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step12_3_1", + "tm_react/MOR29_Cr2_Charge0_UHF4_swaplig_0_newlig_CCCCPNCCCCCCCC5_step27_0_5", + "tm_react/MOR9_Tm3_Charge2_UHF2_swaplig_0_newlig_NCc1ccncc15_rev_step5_2_3", + "tm_react/MOBH4_Cr2_Charge2_UHF4_swaplig_0_newlig_ONOO3_rev_step13_-2_5", + "tm_react/MOBH19_Pt4_Charge4_UHF4_swaplig_0_newlig_CCNO3_step15_4_5", + "tm_react/ROST13_Ni2_Charge0_UHF2_swaplig_1_newlig_N1CNc2ccccc122_rev_step4_0_3", + "tm_react/MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_SCN0_rev_step24_-1_3", + "tm_react/MOBH12_Mo6_Charge2_UHF0_swaplig_0_newlig_SeCN2_step13_2_1", + "tm_react/MOR23a_Ti3_Charge2_UHF1_swaplig_2_newlig_CCO1_step6_2_2", + "tm_react/MOR31_Co2_Charge0_UHF3_swaplig_0_newlig_FTeFFFFO6_step23_0_4", + "tm_react/MOR20_Ti3_Charge2_UHF1_swaplig_1_newlig_Nc1ccccc10_step18_2_2", + "tm_react/MOR34_Co3_Charge3_UHF4_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step12_3_5", + "tm_react/MOR5_La3_Charge2_UHF0_swaplig_2_newlig_CSC1_rev_step50_2_1", + "tm_react/MOBH32_Fe2_Charge1_UHF4_swaplig_0_newlig_Nc1ccncc14_rev_step4_-1_5", + "tm_react/MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_step15_1_1", + "tm_react/MOBH3_Sr2_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step5_-2_1", + "tm_react/MOR30_W4_Charge2_UHF2_swaplig_0_newlig_FCFCFFF1_rev_step13_2_3", + "tm_react/MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_Cc1ccccc1SOOO10_step40_0_1", + "tm_react/MOR31_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccc1SOOO10_rev_step11_0_3", + "tm_react/MOBH29_Pr3_Charge0_UHF2_swaplig_1_newlig_I0_rev_step45_0_3", + "tm_react/MOR18_Mn3_Charge2_UHF4_swaplig_1_newlig_SC1NCCCC10_step7_2_5", + "tm_react/ROST45_Pt4_Charge2_UHF4_swaplig_1_newlig_C1CCOC13_step6_2_5", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_NC1Nc2ccccc2S12_rev_step12_2_3", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step24_0_1", + "tm_react/MOR5_Ce3_Charge2_UHF1_swaplig_0_newlig_SC1NCCN10_rev_step16_2_2", + "tm_react/MOR10_Gd3_Charge2_UHF7_swaplig_0_newlig_N1CCNC13_step2_2_8", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_Br0_step18_2_5", + "tm_react/MOR28_Ga3_Charge1_UHF0_swaplig_0_newlig_CSiCC1_rev_step11_1_1", + "tm_react/MOBH5_W4_Charge3_UHF2_swaplig_1_newlig_CPCCO4_step7_3_3", + "tm_react/MOBH25_Pt4_Charge3_UHF4_swaplig_0_newlig_CCCN3_rev_step5_3_5", + "tm_react/ROST21_Tc4_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step1_2_4", + "tm_react/ROST15_V3_Charge0_UHF2_swaplig_2_newlig_S1CCNC13_step28_0_3", + "tm_react/ROST45_Ir4_Charge2_UHF5_swaplig_0_newlig_CSiCCCC5_rev_step5_2_6", + "tm_react/ROST26_Ni2_Charge0_UHF2_swaplig_0_newlig_Cc1ccccn1NSiCCC67_step12_0_3", + "tm_react/MOR37_Mo4_Charge4_UHF2_swaplig_0_newlig_CSC1_rev_step24_4_3", + "tm_react/MOR7_Pd4_Charge4_UHF4_swaplig_2_newlig_CCNCSNCC4_step2_4_5", + "tm_react/MOR29_Re4_Charge2_UHF3_swaplig_0_newlig_ClCClClCOO6_rev_step5_2_4", + "tm_react/ROST13_Au3_Charge1_UHF2_swaplig_1_newlig_NCc1cccnc16_step23_1_3", + "tm_react/MOBH31_W4_Charge2_UHF2_swaplig_0_newlig_FCFFCOO6_step11_2_3", + "tm_react/MOR18_Pb4_Charge3_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step27_3_1", + "tm_react/MOR31_Os4_Charge2_UHF4_swaplig_0_newlig_CH30_rev_step33_2_5", + "tm_react/MOR30_V4_Charge2_UHF1_swaplig_0_newlig_COCO2_step10_2_2", + "tm_react/MOR33_Pb4_Charge4_UHF0_swaplig_1_newlig_CCO2_step29_4_1", + "tm_react/MOR19_Mn3_Charge2_UHF4_swaplig_2_newlig_CSiCCO4_step13_2_5", + "tm_react/MOR23_Al3_Charge2_UHF0_swaplig_2_newlig_ClCClClCOO6_step14_2_1", + "tm_react/ROST26_Sr2_Charge0_UHF0_swaplig_0_newlig_S1c2ccccc2NC1c1ccccc1714_rev_step10_0_1", + "tm_react/MOR12_In3_Charge3_UHF0_swaplig_1_newlig_Nc1ccccn16_step11_3_1", + "tm_react/ROST53_Sn4_Charge0_UHF0_swaplig_0_newlig_OCO2_rev_step9_0_1", + "tm_react/MOR12_Er3_Charge3_UHF3_swaplig_1_newlig_OC1_rev_step0_3_4", + "tm_react/MOR28_Ru3_Charge1_UHF5_swaplig_0_newlig_c1ccccc13_rev_step27_1_6", + "tm_react/MOBH26_Ti2_Charge0_UHF2_swaplig_2_newlig_c1ccccc1Nc1ccccc16_step2_0_3", + "tm_react/MOR19_Tm3_Charge2_UHF2_swaplig_0_newlig_C1CCOC13_step10_2_3", + "tm_react/MOBH33_Fe2_Charge1_UHF4_swaplig_1_newlig_CNCCONCC4_rev_step7_-1_5", + "tm_react/MOR31_Cr2_Charge0_UHF4_swaplig_0_newlig_FBFFF0_step13_0_5", + "tm_react/ROST59_In3_Charge1_UHF0_swaplig_1_newlig_Clc1cccnc15_rev_step1_-1_1", + "tm_react/MOBH5_V2_Charge1_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step5_1_4", + "tm_react/MOR18_Au3_Charge2_UHF2_swaplig_1_newlig_CNCCSNCC4_step7_2_3", + "tm_react/MOR5_Mn3_Charge2_UHF4_swaplig_1_newlig_CCNO3_step7_2_5", + "tm_react/MOR40_Fe3Tm3_Charge1_UHF7_swaplig_1_newlig_ClCClClCOO6_rev_step21_-1_8", + "tm_react/MOR19_Tb3_Charge2_UHF6_swaplig_0_newlig_CNCCONCC4_step16_2_7", + "tm_react/MOR5_Al3_Charge2_UHF0_swaplig_1_newlig_CNCCO4_rev_step15_2_1", + "tm_react/MOR35_Co3_Charge3_UHF4_swaplig_0_newlig_Nc1ccncc14_step32_3_5", + "tm_react/ROST20_Pt4_Charge2_UHF4_swaplig_1_newlig_N0_rev_step6_2_5", + "tm_react/MOR29_Ti2_Charge0_UHF2_swaplig_0_newlig_SCN2_step36_0_3", + "tm_react/MOR40_Ti3Cu2_Charge2_UHF2_swaplig_1_newlig_FBFFF0_rev_step27_-2_3", + "tm_react/MOBH29_Tb3_Charge0_UHF6_swaplig_0_newlig_OC1NSOOc2ccccc122_rev_step16_0_7", + "tm_react/MOR24_La3_Charge1_UHF0_swaplig_1_newlig_CNCCSNCC4_rev_step2_-1_1", + "tm_react/MOR12_Mn3_Charge3_UHF4_swaplig_1_newlig_CN1CCCNC1ON5_rev_step12_3_5", + "tm_react/ROST15_Ce3_Charge0_UHF1_swaplig_2_newlig_CCCPCCCCCC3_rev_step14_0_2", + "tm_react/ROST31_Hf4_Charge0_UHF0_swaplig_0_newlig_CSiCC1_rev_step10_0_1", + "tm_react/ROST26_Pt2_Charge0_UHF2_swaplig_1_newlig_SCN2_rev_step20_0_3", + "tm_react/MOR1_Mg2_Charge2_UHF0_swaplig_1_newlig_CNCCNNCC4_step8_2_1", + "tm_react/MOR23_Ce3_Charge2_UHF1_swaplig_2_newlig_FTeFFFFO6_step21_2_2", + "tm_react/MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1NSOOc2ccccc122_step11_2_4", + "tm_react/ROST14_Ru3_Charge0_UHF5_swaplig_1_newlig_CSC1_rev_step1_0_6", + "tm_react/MOR12_Yb3_Charge3_UHF1_swaplig_0_newlig_SC1NCCCC10_rev_step0_3_2", + "tm_react/ROST16_V2_Charge2_UHF3_swaplig_0_newlig_CC1COBOC1CC4_rev_step0_-2_4", + "tm_react/MOR27_Mo4_Charge2_UHF2_swaplig_0_newlig_ONO2_rev_step16_2_3", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_O0_step6_2_3", + "tm_react/ROST40_Cd2_Charge0_UHF0_swaplig_0_newlig_COCONN35_rev_step20_0_1", + "tm_react/MOBH19_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCPCCCCCC3_rev_step3_2_1", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_0_newlig_OPc1ccccc1c1ccccc1c1ccccc10_rev_step0_1_1", + "tm_react/MOR12_Ce3_Charge3_UHF1_swaplig_0_newlig_COPOCOC2_step9_3_2", + "tm_react/ROST14_Pd2_Charge1_UHF2_swaplig_2_newlig_OAsc1ccccc1c1ccccc1c1ccccc10_step18_-1_3", + "tm_react/MOR5_Gd3_Charge2_UHF7_swaplig_1_newlig_CN1CSeNc2ccccc123_step18_2_8", + "tm_react/MOR5_Os4_Charge3_UHF4_swaplig_1_newlig_OC1_rev_step7_3_5", + "tm_react/MOR30_Mo4_Charge2_UHF2_swaplig_0_newlig_Cl0_rev_step4_2_3", + "tm_react/ROST40_Ce3_Charge1_UHF1_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_step28_1_2", + "tm_react/MOR24_Ce3_Charge1_UHF1_swaplig_1_newlig_NCc1cccnc16_step7_-1_2", + "tm_react/MOBH12_Ti4_Charge0_UHF0_swaplig_1_newlig_CNCCNNCC4_step32_0_1", + "tm_react/ROST13_Pd2_Charge0_UHF2_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_0_3", + "tm_react/ROST26_In3_Charge1_UHF0_swaplig_1_newlig_CH30_rev_step9_1_1", + "tm_react/ROST22_Ce4_Charge1_UHF0_swaplig_0_newlig_CN1CCNC14_step8_1_1", + "tm_react/ROST41_Sn2_Charge0_UHF0_swaplig_0_newlig_N1c2ccccc2NC1C1CSCN1713_rev_step26_0_1", + "tm_react/MOBH19_Pd2_Charge2_UHF2_swaplig_0_newlig_NH3CCOO4_rev_step3_2_3", + "tm_react/ROST59_Mn3_Charge1_UHF4_swaplig_2_newlig_Clc1ccccc1COO9_rev_step3_-1_5", + "tm_react/ROST15_Ti2_Charge1_UHF2_swaplig_1_newlig_CNHCCc1ccccc19_step2_-1_3", + "tm_react/MOR30_Cu2_Charge0_UHF1_swaplig_0_newlig_Fc1ccccc14_rev_step33_0_2", + "tm_react/MOR18_W4_Charge3_UHF2_swaplig_0_newlig_N0_rev_step5_3_3", + "tm_react/MOBH33_Pb4_Charge1_UHF0_swaplig_2_newlig_FCFFCOO6_rev_step16_1_1", + "tm_react/MOR30_Co2_Charge0_UHF3_swaplig_0_newlig_CSOOO4_rev_step0_0_4", + "tm_react/MOBH29_Au3_Charge0_UHF2_swaplig_1_newlig_CSiCCSiTeSiCCCSiCCC5_step32_0_3", + "tm_react/MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_ClCClClCOO6_step22_2_5", + "tm_react/MOBH3_Hf4_Charge0_UHF0_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_step1_0_1", + "tm_react/MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_CNCSNC3_step19_2_3", + "tm_react/MOR23a_Al3_Charge2_UHF0_swaplig_1_newlig_NCNO3_rev_step25_2_1", + "tm_react/MOBH17_Ti2_Charge2_UHF2_swaplig_0_newlig_CNCCONCC4_rev_step0_2_3", + "tm_react/MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OC1NSOOc2ccccc122_step5_2_1", + "tm_react/ROST15_Ba2_Charge1_UHF0_swaplig_1_newlig_Nc1ccccc10_step17_-1_1", + "tm_react/MOBH19_Pd2_Charge2_UHF2_swaplig_0_newlig_SC1NCCCC10_rev_step29_2_3", + "tm_react/ROST40_V3_Charge1_UHF2_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step42_1_3", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step34_2_5", + "tm_react/ROST14_Cr2_Charge1_UHF4_swaplig_1_newlig_OC1_step13_-1_5", + "tm_react/MOR21_Yb3_Charge2_UHF1_swaplig_0_newlig_N2c1ccccc10_step12_-2_2", + "tm_react/MOR5_Ho3_Charge2_UHF4_swaplig_2_newlig_CCN2_step8_2_5", + "tm_react/MOBH34_Ni2_Charge0_UHF2_swaplig_0_newlig_FCFFSOOO7_rev_step5_0_3", + "tm_react/ROST26_Ba2_Charge0_UHF0_swaplig_0_newlig_SePSec1ccccc1c1ccccc102_rev_step7_0_1", + "tm_react/MOBH19_Sn4_Charge4_UHF0_swaplig_0_newlig_CN1CCNCC1Se7_rev_step19_4_1", + "tm_react/MOR35_Pd4_Charge4_UHF4_swaplig_0_newlig_CC1CCNN1C4_step0_4_5", + "tm_react/ROST34_In3_Charge0_UHF0_swaplig_0_newlig_Fc1cFcFcOcFc1F7_rev_step8_0_1", + "tm_react/MOR19_Ir3_Charge2_UHF4_swaplig_0_newlig_N1CCNC13_rev_step30_2_5", + "tm_react/MOR40_Ir3Sn4_Charge0_UHF4_swaplig_0_newlig_OCO2_rev_step46_0_5", + "tm_react/ROST26_W6_Charge4_UHF0_swaplig_0_newlig_S1CCCC1c1ccccn1310_step6_4_1", + "tm_react/MOR2_Yb3_Charge3_UHF1_swaplig_1_newlig_SC1NCCN10_rev_step8_3_2", + "tm_react/MOR3_Cd2_Charge2_UHF0_swaplig_0_newlig_O0_rev_step14_2_1", + "tm_react/MOR33_Fe3_Charge3_UHF5_swaplig_1_newlig_CCCO3_step26_3_6", + "tm_react/ROST40_Tl3_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_rev_step33_1_1", + "tm_react/MOR23a_Pd4_Charge3_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step5_3_5", + "tm_react/MOR35_La3_Charge3_UHF0_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step17_3_1", + "tm_react/MOR11_Re4_Charge2_UHF3_swaplig_1_newlig_CCOCFFFCFFF2_step14_2_4", + "tm_react/MOBH8_In3_Charge1_UHF0_swaplig_0_newlig_OC1CCCCCN10_step12_-1_1", + "tm_react/MOR8_Fe3_Charge2_UHF5_swaplig_2_newlig_O0_step6_2_6", + "tm_react/MOR5_Pb4_Charge3_UHF0_swaplig_1_newlig_CCO2_step5_3_1", + "tm_react/MOR9_Gd3_Charge2_UHF7_swaplig_0_newlig_CCOPOCCOCC3_step13_2_8", + "tm_react/MOR14_Eu2_Charge0_UHF7_swaplig_0_newlig_CCNOCCNO26_step14_0_8", + "tm_react/MOR33_Os4_Charge4_UHF4_swaplig_1_newlig_NN1NCNN14_rev_step37_4_5", + "tm_react/MOBH31_Re4_Charge2_UHF3_swaplig_0_newlig_BH3CN2_rev_step29_2_4", + "tm_react/MOR40_Dy3Mn2_Charge2_UHF10_swaplig_1_newlig_NCNCN0_rev_step17_-2_11", + "tm_react/MOR10_Dy3_Charge2_UHF5_swaplig_0_newlig_CCO2_rev_step3_2_6", + "tm_react/MOR41_Au3_Charge1_UHF2_swaplig_0_newlig_FCFCFFF1_step7_-1_3", + "tm_react/MOR11_Hg2_Charge0_UHF0_swaplig_2_newlig_Oc1ccccc1COO9_rev_step5_0_1", + "tm_react/MOR18_Gd3_Charge2_UHF7_swaplig_0_newlig_C1N2CN3CN1CPC2C37_rev_step17_2_8", + "tm_react/MOBH34_Cd2_Charge0_UHF0_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step21_0_1", + "tm_react/MOBH31_Pd4_Charge2_UHF4_swaplig_0_newlig_Cc1ccccc1SOOO10_step7_2_5", + "tm_react/MOR40_Fe3Yb3_Charge1_UHF6_swaplig_0_newlig_Clc1ccccc1COO9_rev_step9_-1_7", + "tm_react/ROST15_Tl3_Charge0_UHF0_swaplig_2_newlig_COPOCOC2_rev_step19_0_1", + "tm_react/MOR1_Ga3_Charge3_UHF0_swaplig_1_newlig_COPOCOC2_rev_step7_3_1", + "tm_react/MOR19_Pb4_Charge3_UHF0_swaplig_2_newlig_CCCCOSiOOCCCCOCCCC6_step3_3_1", + "tm_react/MOR10_Ir3_Charge2_UHF4_swaplig_0_newlig_NSc1ccccc1c1ccccc10_step6_2_5", + "tm_react/MOR20_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_step0_3_5", + "tm_react/MOR11_Mo4_Charge2_UHF2_swaplig_2_newlig_SeCN2_step12_2_3", + "tm_react/MOR29_Zr4_Charge2_UHF0_swaplig_0_newlig_ONOO3_step39_2_1", + "tm_react/ROST14_Fe3_Charge0_UHF5_swaplig_2_newlig_CCOCC2_rev_step2_0_6", + "tm_react/ROST32_Zr4_Charge2_UHF0_swaplig_1_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step10_-2_1", + "tm_react/MOR29_Cu2_Charge0_UHF1_swaplig_0_newlig_CO1_rev_step32_0_2", + "tm_react/MOBH32_Ru4_Charge1_UHF4_swaplig_0_newlig_CCNO3_step4_1_5", + "tm_react/ROST41_Tc4_Charge2_UHF3_swaplig_0_newlig_NCCCN04_rev_step22_2_4", + "tm_react/MOR11_Co2_Charge0_UHF3_swaplig_2_newlig_OCN2_step26_0_4", + "tm_react/MOR24_Tl3_Charge1_UHF0_swaplig_1_newlig_N1CCNC13_rev_step1_-1_1", + "tm_react/MOBH34_Zr4_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_rev_step4_2_1", + "tm_react/MOR17_V3_Charge2_UHF2_swaplig_1_newlig_NCNCN0_step1_2_4", + "tm_react/ROST13_Zn2_Charge0_UHF0_swaplig_1_newlig_OC1_step29_0_1", + "tm_react/ROST16_Pb2_Charge2_UHF0_swaplig_0_newlig_SCN2_rev_step11_-2_1", + "tm_react/ROST13_Y3_Charge1_UHF0_swaplig_1_newlig_CCNO3_step12_1_1", + "tm_react/ROST41_La3_Charge1_UHF0_swaplig_0_newlig_c1cnc2cc1ccc1cccnc21212_rev_step47_1_1", + "tm_react/ROST1_Eu2_Charge1_UHF7_swaplig_0_newlig_OCOc1ccccc1NOONOO2_step1_-1_8", + "tm_react/MOR27_Ru3_Charge1_UHF5_swaplig_0_newlig_NC1_step26_1_6", + "tm_react/MOBH23_Sn4_Charge1_UHF0_swaplig_0_newlig_NCOc1cccnc17_step3_1_1", + "tm_react/MOBH29_Dy3_Charge0_UHF5_swaplig_0_newlig_CCc1ccccc10_rev_step3_0_6", + "tm_react/ROST34_Al3_Charge0_UHF0_swaplig_0_newlig_BH3CN2_rev_step2_0_1", + "tm_react/MOR29_Cr2_Charge0_UHF4_swaplig_0_newlig_CCOCFFFCFFF2_rev_step3_0_5", + "tm_react/MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_CSiCCCC5_rev_step27_0_3", + "tm_react/ROST5_Cr2_Charge2_UHF4_swaplig_0_newlig_COCCOC14_step2_2_5", + "tm_react/MOBH29_Ga3_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step0_0_1", + "tm_react/MOR24_Co3_Charge1_UHF4_swaplig_1_newlig_CCOCC2_step1_-1_5", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_Cc1ccCccc1NCCCC8_step26_2_5", + "tm_react/MOR8_Ru3_Charge2_UHF5_swaplig_2_newlig_CCN2_step11_2_6", + "tm_react/MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step30_0_1", + "tm_react/MOBH28_Ir4_Charge3_UHF5_swaplig_0_newlig_ClCClCOO5_step19_3_6", + "tm_react/MOBH17_Sr2_Charge2_UHF0_swaplig_0_newlig_OC1CCCCCN10_rev_step7_2_1", + "tm_react/MOR30_Be2_Charge0_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step4_0_1", + "tm_react/MOBH8_Fe3_Charge1_UHF5_swaplig_0_newlig_SC1NCCCC10_step17_-1_6", + "tm_react/ROST1_Nd3_Charge0_UHF3_swaplig_0_newlig_Cl0_step11_0_4", + "tm_react/MOBH4_Au3_Charge1_UHF2_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step2_-1_3", + "tm_react/ROST52_Bi3_Charge1_UHF0_swaplig_0_newlig_CH30_step0_-1_1", + "tm_react/ROST14_Lu3_Charge0_UHF0_swaplig_1_newlig_CCCO3_rev_step20_0_1", + "tm_react/MOBH32_Mo4_Charge1_UHF2_swaplig_0_newlig_SC1NCCCC10_rev_step3_1_3", + "tm_react/MOR5_Ga3_Charge2_UHF0_swaplig_2_newlig_NC1Nc2ccccc2S12_rev_step1_2_1", + "tm_react/MOBH33_Hg2_Charge1_UHF0_swaplig_0_newlig_CNCCO4_step29_-1_1", + "tm_react/MOR14_Pd2_Charge0_UHF2_swaplig_0_newlig_OCl3OOO34_step21_0_3", + "tm_react/ROST14_Al3_Charge0_UHF0_swaplig_2_newlig_CO1_rev_step3_0_1", + "tm_react/MOR30_Mg2_Charge0_UHF0_swaplig_0_newlig_Clc1ccccc1COO9_rev_step9_0_1", + "tm_react/ROST52_Tl3_Charge1_UHF0_swaplig_0_newlig_ONOO3_step5_-1_1", + "tm_react/MOR41_Bi3_Charge1_UHF0_swaplig_1_newlig_CCOPOCCOCC3_rev_step40_-1_1", + "tm_react/MOR27_Eu3_Charge1_UHF6_swaplig_0_newlig_CCCCCC5_rev_step36_1_7", + "tm_react/MOR5_Ce3_Charge2_UHF1_swaplig_2_newlig_c1ccncc13_step12_2_2", + "tm_react/MOR37_Ru4_Charge4_UHF4_swaplig_0_newlig_c1ccncc13_rev_step4_4_5", + "tm_react/ROST34_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCCHSiCCC4_step21_-1_2", + "tm_react/MOBH24_Ba2_Charge1_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step0_1_1", + "tm_react/MOR29_Pd4_Charge2_UHF4_swaplig_0_newlig_Clc1ccccc1COO9_step34_2_5", + "tm_react/MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_CCCN3_rev_step18_2_3", + "tm_react/MOR31_Sn4_Charge2_UHF0_swaplig_0_newlig_I0_step1_2_1", + "tm_react/MOBH35_Be2_Charge2_UHF0_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step4_2_1", + "tm_react/ROST34_Co2_Charge1_UHF3_swaplig_0_newlig_CC1COBOC1CC4_rev_step0_-1_4", + "tm_react/MOBH31_Ru4_Charge2_UHF4_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_step14_2_5", + "tm_react/MOR39_Au3Al3_Charge4_UHF2_swaplig_0_newlig_CNCPONCCNCC4_step23_4_3", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_OC1CCCON16_rev_step14_2_4", + "tm_react/MOR29_Sr2_Charge0_UHF0_swaplig_0_newlig_OCOc1ccccc12_rev_step12_0_1", + "tm_react/MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_NCc1ccccc10_step14_-2_3", + "tm_react/ROST32_Sn4_Charge2_UHF0_swaplig_0_newlig_ClCH21_rev_step19_-2_1", + "tm_react/MOBH32_Hg2_Charge1_UHF0_swaplig_0_newlig_O0_step2_-1_1", + "tm_react/MOBH26_Hg2_Charge0_UHF0_swaplig_3_newlig_BH3CN2_step7_0_1", + "tm_react/MOR30_Ti4_Charge2_UHF0_swaplig_0_newlig_CCCc1ccccCCCc1O12_step9_2_1", + "tm_react/MOR40_Al3Ru4_Charge0_UHF4_swaplig_1_newlig_ONO2_step2_0_5", + "tm_react/MOBH15_Fe3_Charge0_UHF5_swaplig_0_newlig_CSC1_rev_step15_0_6", + "tm_react/ROST29_V2_Charge1_UHF3_swaplig_0_newlig_OSic1ccccc1c1ccccc1c1ccccc10_rev_step4_-1_4", + "tm_react/ROST31_Dy3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_rev_step0_-1_6", + "tm_react/ROST31_Ni2_Charge2_UHF2_swaplig_0_newlig_OClOOO4_step3_-2_3", + "tm_react/MOR28_Os4_Charge2_UHF4_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step29_2_5", + "tm_react/MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_SeCN2_step8_3_1", + "tm_react/MOBH24_Pt4_Charge3_UHF4_swaplig_1_newlig_Cc1ccncc14_step10_3_5", + "tm_react/MOR22_Co3Lu3_Charge4_UHF4_swaplig_0_newlig_Cl0_rev_step20_4_5", + "tm_react/ROST29_Ca2_Charge1_UHF0_swaplig_0_newlig_I0_step10_-1_1", + "tm_react/MOBH31_Cd2_Charge0_UHF0_swaplig_0_newlig_CCCCCC5_step9_0_1", + "tm_react/MOR41_Ti4_Charge0_UHF0_swaplig_1_newlig_CCCN3_step36_0_1", + "tm_react/ROST40_Au3_Charge1_UHF2_swaplig_0_newlig_CPCCCPCC15_rev_step24_1_3", + "tm_react/MOBH19_Ba2_Charge2_UHF0_swaplig_0_newlig_N1CCCN14_step5_2_1", + "tm_react/MOR34_Co3_Charge3_UHF4_swaplig_1_newlig_N1CNc2ccccc122_rev_step33_3_5", + "tm_react/MOBH33_Zr4_Charge1_UHF0_swaplig_0_newlig_CPCc1ccccc11_step1_1_1", + "tm_react/MOR41_Y3_Charge1_UHF0_swaplig_0_newlig_OCN2_step26_-1_1", + "tm_react/ROST29_Pt4_Charge1_UHF4_swaplig_0_newlig_CO1_step7_1_5", + "tm_react/ROST34_Pt4_Charge1_UHF4_swaplig_0_newlig_Brc1ccccc1COO9_rev_step24_1_5", + "tm_react/MOR2_Rh3_Charge3_UHF4_swaplig_0_newlig_CCOPOCCOCC3_rev_step3_3_5", + "tm_react/MOR10_Au3_Charge2_UHF2_swaplig_0_newlig_c1ccncc13_rev_step2_2_3", + "tm_react/MOBH23_Ir4_Charge1_UHF5_swaplig_0_newlig_CPc1ccccc1c1ccccc11_rev_step10_1_6", + "tm_react/ROST41_Zn2_Charge0_UHF0_swaplig_0_newlig_CC1NCCS1C1CSCN1C210_rev_step4_0_1", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step13_0_1", + "tm_react/MOBH28_Pb4_Charge3_UHF0_swaplig_0_newlig_CC1COBOC1CC4_step21_3_1", + "tm_react/MOBH28_Sr2_Charge1_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step32_1_1", + "tm_react/ROST14_Cd2_Charge1_UHF0_swaplig_1_newlig_CC1NCCN12_rev_step19_-1_1", + "tm_react/MOR5_Nd3_Charge2_UHF3_swaplig_2_newlig_C1CCOC13_rev_step32_2_4", + "tm_react/MOR40_Ce3Fe3_Charge1_UHF6_swaplig_1_newlig_OCO2_rev_step37_-1_7", + "tm_react/MOR27_W4_Charge2_UHF2_swaplig_0_newlig_Cl0_step32_2_3", + "tm_react/MOR31_Ce4_Charge2_UHF0_swaplig_0_newlig_NC1_rev_step3_2_1", + "tm_react/MOR12_Fe3_Charge3_UHF5_swaplig_1_newlig_CNCPONCCNCC4_step11_3_6", + "tm_react/MOBH10_Hg1Nb5_Charge2_UHF1_swaplig_1_newlig_Brc1ccccc1COO9_rev_step5_2_2", + "tm_react/MOR31_Cu2_Charge0_UHF1_swaplig_0_newlig_FCFCFFF1_rev_step26_0_2", + "tm_react/MOR23_Pt4_Charge3_UHF4_swaplig_0_newlig_CCO2_step26_3_5", + "tm_react/MOBH25_Sn4_Charge3_UHF0_swaplig_1_newlig_CN1CCNC1S6_step0_3_1", + "tm_react/MOR33_Eu3_Charge3_UHF6_swaplig_1_newlig_Brc1cccnc15_step13_3_7", + "tm_react/MOR5_Cr3_Charge2_UHF3_swaplig_2_newlig_NC1Nc2ccccc2S12_rev_step10_2_4", + "tm_react/MOR33_Cr3_Charge3_UHF3_swaplig_1_newlig_Nc1ccncc14_step5_3_4", + "tm_react/ROST32_Tc4_Charge2_UHF3_swaplig_0_newlig_FCFFCOCFFFCFFF5_step17_-2_4", + "tm_react/MOR39_Bi3Nd3_Charge4_UHF3_swaplig_0_newlig_CPCC1_step13_4_4", + "tm_react/MOBH34_Mo4_Charge2_UHF2_swaplig_0_newlig_NPc1ccccc1c1ccccc1c1ccccc10_rev_step2_2_3", + "tm_react/ROST37_In3_Charge0_UHF0_swaplig_0_newlig_Tec1ccccc10_step3_0_1", + "tm_react/MOR28_Al3_Charge1_UHF0_swaplig_0_newlig_CCCCO4_rev_step33_1_1", + "tm_react/MOR29_Fe2_Charge0_UHF4_swaplig_0_newlig_FCFCFFF1_step25_0_5", + "tm_react/ROST31_Bi3_Charge1_UHF0_swaplig_0_newlig_CSiCCCC5_step10_-1_1", + "tm_react/ROST32_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCO4_rev_step1_-2_3", + "tm_react/MOR28_Yb3_Charge1_UHF1_swaplig_0_newlig_CSiCCCH24_rev_step22_1_2", + "tm_react/MOR33_Y3_Charge3_UHF0_swaplig_0_newlig_O0_step31_3_1", + "tm_react/MOR29_Hf4_Charge2_UHF0_swaplig_0_newlig_FTeFFFFO6_step53_2_1", + "tm_react/MOR24_Y3_Charge1_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_rev_step3_-1_1", + "tm_react/MOR17_Co3_Charge2_UHF4_swaplig_0_newlig_CCNO3_step9_2_6", + "tm_react/MOBH33_Re4_Charge1_UHF3_swaplig_0_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step15_1_4", + "tm_react/MOR18_Au3_Charge2_UHF2_swaplig_0_newlig_Cc1ccncc14_rev_step2_2_3", + "tm_react/ROST34_Tl3_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_rev_step13_0_1", + "tm_react/MOR22_V3Ir3_Charge4_UHF6_swaplig_0_newlig_CC1COBOC1CC4_rev_step14_4_7", + "tm_react/ROST26_Cd2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step3_0_1", + "tm_react/MOR27_Pd4_Charge2_UHF4_swaplig_0_newlig_CSOOO4_rev_step38_2_5", + "tm_react/MOR29_Ir4_Charge2_UHF5_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_rev_step32_2_6", + "tm_react/MOBH26_Be2_Charge0_UHF0_swaplig_2_newlig_Fc1ccFcFcFc1F2_step3_0_1", + "tm_react/MOBH24_Cu2_Charge1_UHF1_swaplig_1_newlig_CCO2_step7_1_2", + "tm_react/MOBH29_V3_Charge0_UHF2_swaplig_0_newlig_OCOc1ccccc12_step0_0_3", + "tm_react/MOR1_Bi3_Charge3_UHF0_swaplig_0_newlig_C1CCOC13_step6_3_1", + "tm_react/MOBH19_Os4_Charge4_UHF4_swaplig_0_newlig_Nc1ccccc10_step11_4_5", + "tm_react/ROST26_Co2_Charge0_UHF3_swaplig_1_newlig_F0_step13_0_4", + "tm_react/MOR5_Pt4_Charge3_UHF4_swaplig_2_newlig_CSCO3_rev_step54_3_5", + "tm_react/MOBH28_Ca2_Charge1_UHF0_swaplig_0_newlig_COCO2_rev_step38_1_1", + "tm_react/MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_OC1NCCON1c1ccccc1c1ccccc16_rev_step4_2_5", + "tm_react/MOBH30_Be2_Charge0_UHF0_swaplig_0_newlig_Brc1ccBrc2cccnc2c1O912_step30_0_1", + "tm_react/MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_CSC1_rev_step12_1_3", + "tm_react/MOR27_W4_Charge2_UHF2_swaplig_0_newlig_CCC1CCCONCONC1O10_step41_2_3", + "tm_react/MOR24_Pm3_Charge1_UHF4_swaplig_1_newlig_SC1NCCCC10_step0_-1_5", + "tm_react/MOR18_Tl3_Charge2_UHF0_swaplig_0_newlig_CN1CCNC1S6_step6_2_1", + "tm_react/MOR37_Pd4_Charge4_UHF4_swaplig_0_newlig_SC1NCCCC10_rev_step4_4_5", + "tm_react/MOR11_Mn4_Charge2_UHF3_swaplig_1_newlig_CSOOO4_rev_step14_2_4", + "tm_react/MOR11_V2_Charge0_UHF3_swaplig_2_newlig_OSic1ccccc1c1ccccc1c1ccccc10_step2_0_4", + "tm_react/MOR31_Cd2_Charge0_UHF0_swaplig_0_newlig_c1ccc2ccccc2c14_step28_0_1", + "tm_react/MOR18_Pt4_Charge3_UHF4_swaplig_2_newlig_FCFFSOOO7_rev_step13_3_5", + "tm_react/MOBH15_Ho3_Charge0_UHF4_swaplig_0_newlig_c1ccncc13_step0_0_5", + "tm_react/MOBH24_Sr2_Charge1_UHF0_swaplig_0_newlig_CCO2_rev_step7_1_1", + "tm_react/MOR38_Hf4_Charge4_UHF0_swaplig_0_newlig_CCCO3_rev_step11_4_1", + "tm_react/MOR10_Al3_Charge2_UHF0_swaplig_0_newlig_NCOc1cccnc17_step11_2_1", + "tm_react/MOR35_Bi3_Charge3_UHF0_swaplig_0_newlig_C1N2CN3CN1CNC2C31_step8_3_1", + "tm_react/MOR40_Cr3Au3_Charge1_UHF5_swaplig_1_newlig_OC1NSOOc2ccccc122_step10_-1_6", + "tm_react/MOBH28_Gd3_Charge2_UHF7_swaplig_0_newlig_O1BOc2ccccc121_step10_2_8", + "tm_react/MOBH15_Eu3_Charge0_UHF6_swaplig_0_newlig_CPCC1_rev_step20_0_7", + "tm_react/ROST14_Dy3_Charge0_UHF5_swaplig_0_newlig_Clc1ccClcClcClc1Cl2_rev_step0_0_6", + "tm_react/ROST34_Ga3_Charge0_UHF0_swaplig_0_newlig_CO1_step4_0_1", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_NCNO3_rev_step21_4_5", + "tm_react/ROST29_Be2_Charge1_UHF0_swaplig_0_newlig_OS1ONCSc2ccccc125_step6_-1_1", + "tm_react/MOR5_Mn3_Charge2_UHF4_swaplig_2_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step4_2_5", + "tm_react/MOR27_Os4_Charge2_UHF4_swaplig_0_newlig_FTeFFFFO6_rev_step4_2_5", + "tm_react/MOR27_In3_Charge1_UHF0_swaplig_0_newlig_CCOCFFFCFFF2_step5_1_1", + "tm_react/MOR28_Ho3_Charge1_UHF4_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step5_1_5", + "tm_react/MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_N1CCCN14_rev_step0_1_3", + "tm_react/MOR35_Y3_Charge3_UHF0_swaplig_0_newlig_CSC1_step21_3_1", + "tm_react/MOBH34_Ti2_Charge0_UHF2_swaplig_0_newlig_SCN0_rev_step18_0_3", + "tm_react/MOR18_Sc3_Charge2_UHF0_swaplig_0_newlig_c1ccccc1Asc1ccccc1c1ccccc16_rev_step11_2_1", + "tm_react/MOR7_Hf4_Charge4_UHF0_swaplig_1_newlig_CCNO3_rev_step13_4_1", + "tm_react/MOR5_Cd2_Charge1_UHF0_swaplig_1_newlig_CN1CCNC14_rev_step15_1_1", + "tm_react/ROST15_Dy3_Charge0_UHF5_swaplig_1_newlig_CCN2_step13_0_6", + "tm_react/MOR33_W4_Charge4_UHF2_swaplig_1_newlig_OC1_rev_step57_4_3", + "tm_react/MOR19_Sn4_Charge3_UHF0_swaplig_2_newlig_ClCClClCOO6_rev_step30_3_1", + "tm_react/MOR1_Pt2_Charge2_UHF2_swaplig_0_newlig_CNCCONCC4_rev_step3_2_3", + "tm_react/MOR34_Al3_Charge3_UHF0_swaplig_0_newlig_CNCCCO5_rev_step18_3_1", + "tm_react/MOR28_Tc4_Charge2_UHF3_swaplig_0_newlig_Fc1cFcFcScFc1F7_step12_2_4", + "tm_react/MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_O1BOc2ccccc121_rev_step20_2_1", + "tm_react/ROST23_Au1_Charge1_UHF0_swaplig_0_newlig_CPCc1ccccc1PCC19_rev_step4_1_1", + "tm_react/MOR21_Ir3_Charge2_UHF4_swaplig_1_newlig_OS1ONCSc2ccccc125_rev_step2_-2_5", + "tm_react/MOR31_Pt2_Charge0_UHF2_swaplig_0_newlig_Tec1ccccc10_rev_step4_0_3", + "tm_react/MOR39_Lu3Lu3_Charge4_UHF0_swaplig_0_newlig_CN1NCOCC1Cc1ccccc14_rev_step6_4_1", + "tm_react/MOBH34_Pb2_Charge0_UHF0_swaplig_0_newlig_CH30_step14_0_1", + "tm_react/MOBH34_Ba2_Charge0_UHF0_swaplig_0_newlig_SeCN2_rev_step8_0_1", + "tm_react/MOBH29_Sn4_Charge1_UHF0_swaplig_1_newlig_OC1CCCON16_rev_step3_1_1", + "tm_react/MOR41_Ga3_Charge1_UHF0_swaplig_1_newlig_c1ccccc1Sbc1ccccc1c1ccccc16_step4_-1_1", + "tm_react/MOR29_Pd2_Charge0_UHF2_swaplig_0_newlig_F0_step40_0_3", + "tm_react/MOR23_Pt4_Charge3_UHF4_swaplig_2_newlig_Sc1ccccc10_rev_step0_3_5", + "tm_react/MOR27_In3_Charge1_UHF0_swaplig_0_newlig_Sec1ccccc10_rev_step8_1_1", + "tm_react/MOR18_Tl3_Charge2_UHF0_swaplig_0_newlig_NCc1ccccc1N1CCNC111_step6_2_1", + "tm_react/MOR19_Nd3_Charge2_UHF3_swaplig_0_newlig_CCNCSNCC4_step10_2_4", + "tm_react/ROST16_Ti4_Charge0_UHF0_swaplig_0_newlig_CCOO3_rev_step3_0_1", + "tm_react/MOR26_Y3_Charge1_UHF0_swaplig_0_newlig_OS1ONCOc2ccccc125_rev_step4_1_1", + "tm_react/ROST29_Y3_Charge0_UHF0_swaplig_0_newlig_I0_step7_0_1", + "tm_react/MOBH13_Ru4_Charge2_UHF4_swaplig_1_newlig_FCFFCOO6_rev_step10_2_5", + "tm_react/MOBH31_Ru4_Charge2_UHF4_swaplig_0_newlig_FCFFSOOO7_rev_step14_2_5", + "tm_react/MOR33_Y3_Charge3_UHF0_swaplig_1_newlig_O0_step25_3_1", + "tm_react/ROST45_Zr4_Charge2_UHF0_swaplig_1_newlig_CCOCC2_step6_2_1", + "tm_react/MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step18_0_6", + "tm_react/MOBH14_Ir4_Charge3_UHF5_swaplig_1_newlig_NCNCN0_step3_3_7", + "tm_react/MOR18_La3_Charge2_UHF0_swaplig_2_newlig_OC1NSOOc2ccccc122_rev_step12_2_1", + "tm_react/MOR28_Fe3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step15_1_6", + "tm_react/MOR18_Lu3_Charge2_UHF0_swaplig_2_newlig_I0_step13_2_1", + "tm_react/MOR6_Co2_Charge2_UHF3_swaplig_1_newlig_O0_rev_step7_2_4", + "tm_react/MOR11_Ir4_Charge2_UHF5_swaplig_2_newlig_CCCCO4_step9_2_6", + "tm_react/MOBH19_W4_Charge4_UHF2_swaplig_0_newlig_CN1CCNCC1Se7_step11_4_3", + "tm_react/ROST40_Bi3_Charge1_UHF0_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step1_1_1", + "tm_react/MOR19_Yb3_Charge2_UHF1_swaplig_2_newlig_CSiCC1_step16_2_2", + "tm_react/ROST15_Sm3_Charge0_UHF5_swaplig_2_newlig_CCCPCCCCCC3_step11_0_6", + "tm_react/MOR22_Co3Co3_Charge4_UHF8_swaplig_0_newlig_FCFF1_rev_step16_4_9", + "tm_react/MOBH25_Ir4_Charge3_UHF5_swaplig_1_newlig_c1ccncc13_rev_step2_3_6", + "tm_react/MOR41_Dy3_Charge1_UHF5_swaplig_1_newlig_CCCO3_rev_step7_-1_6", + "tm_react/MOBH33_Eu2_Charge1_UHF7_swaplig_2_newlig_CH2c1ccccc10_step13_-1_8", + "tm_react/MOR30_Pb4_Charge2_UHF0_swaplig_0_newlig_SCN2_step2_2_1", + "tm_react/MOR11_Pt4_Charge2_UHF4_swaplig_1_newlig_O1BOc2ccccc121_step23_2_5", + "tm_react/ROST41_Fe2_Charge0_UHF4_swaplig_0_newlig_CNCCCNCC15_step32_0_5", + "tm_react/MOR5_Mg2_Charge1_UHF0_swaplig_2_newlig_CNCNO4_rev_step47_1_1", + "tm_react/MOR41_Y3_Charge1_UHF0_swaplig_2_newlig_I0_rev_step15_-1_1", + "tm_react/MOBH35_Os4_Charge4_UHF4_swaplig_0_newlig_CSiCCNc1ccccc14_step7_4_5", + "tm_react/MOR1_Au3_Charge3_UHF2_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step2_3_3", + "tm_react/MOBH9_Ti2_Charge2_UHF2_swaplig_0_newlig_NCOc1ccncc16_step10_-2_3", + "tm_react/ROST14_Cr2_Charge1_UHF4_swaplig_2_newlig_CCCPCCCCCC3_step13_-1_5", + "tm_react/ROST15_Rh3_Charge0_UHF4_swaplig_1_newlig_Brc1cccnc15_step37_0_5", + "tm_react/ROST31_Zr4_Charge0_UHF0_swaplig_0_newlig_CCCO3_rev_step7_0_1", + "tm_react/MOBH32_Eu2_Charge1_UHF7_swaplig_0_newlig_NN1NCNN14_rev_step9_-1_8", + "tm_react/MOBH15_Dy3_Charge0_UHF5_swaplig_0_newlig_CCCO3_rev_step4_0_6", + "tm_react/MOR23a_Ho3_Charge2_UHF4_swaplig_1_newlig_CNCCNNCC4_rev_step13_2_5", + "tm_react/MOR30_Pd4_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_step27_2_5", + "tm_react/MOR27_Cr3_Charge1_UHF3_swaplig_0_newlig_CSiCCCHSiCCC4_rev_step5_1_4", + "tm_react/ROST52_Ti3_Charge1_UHF1_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step12_-1_2", + "tm_react/MOR30_Mg2_Charge0_UHF0_swaplig_0_newlig_Sec1ccccc10_step9_0_1", + "tm_react/MOR11_Pd2_Charge0_UHF2_swaplig_2_newlig_ClCH21_step32_0_3", + "tm_react/MOR33_Yb3_Charge3_UHF1_swaplig_1_newlig_C1CCOC13_rev_step16_3_2", + "tm_react/MOR31_Ti4_Charge2_UHF0_swaplig_0_newlig_Sc1ccccc10_rev_step10_2_1", + "tm_react/MOR12_Co3_Charge3_UHF4_swaplig_0_newlig_CCO2_step16_3_5", + "tm_react/MOR41_Ga3_Charge1_UHF0_swaplig_0_newlig_OCOc1ccccc1NOO2_step18_-1_1", + "tm_react/MOR38_Pd4_Charge4_UHF4_swaplig_0_newlig_NCOc1ccncc16_rev_step6_4_5", + "tm_react/MOBH33_Pt4_Charge1_UHF4_swaplig_0_newlig_NN1NCNN14_step11_1_5", + "tm_react/MOR40_Er3Re4_Charge0_UHF6_swaplig_1_newlig_SCN2_rev_step22_0_7", + "tm_react/MOR5_Be2_Charge1_UHF0_swaplig_0_newlig_CO1_step25_1_1", + "tm_react/MOBH15_V3_Charge0_UHF2_swaplig_0_newlig_NCc1cccnc16_rev_step21_0_3", + "tm_react/ROST20_W4_Charge2_UHF2_swaplig_1_newlig_NCOc1cccnc17_step10_2_3", + "tm_react/MOBH5_Bi3_Charge2_UHF0_swaplig_1_newlig_NCc1ccccc10_step6_2_1", + "tm_react/MOR38_Tc4_Charge4_UHF3_swaplig_0_newlig_CPCc1ccccc11_rev_step27_4_4", + "tm_react/ROST29_Ti2_Charge1_UHF2_swaplig_0_newlig_CSiCCSiSiCCCSiCCC4_step0_-1_3", + "tm_react/ROST16_Mo4_Charge0_UHF2_swaplig_0_newlig_Br0_rev_step3_0_3", + "tm_react/MOBH33_Sr2_Charge1_UHF0_swaplig_0_newlig_N0_rev_step13_-1_1", + "tm_react/ROST40_Gd3_Charge1_UHF7_swaplig_0_newlig_c1ccccc1NNc1ccccn1613_step27_1_8", + "tm_react/ROST22_Pt4_Charge1_UHF4_swaplig_0_newlig_CN1CCCNCC1O8_step3_1_5", + "tm_react/MOBH34_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCOSiSOCCCCOCCCC6_rev_step3_0_3", + "tm_react/MOR41_Ir4_Charge0_UHF5_swaplig_1_newlig_CCCN3_step24_0_6", + "tm_react/MOR11_Be2_Charge0_UHF0_swaplig_2_newlig_FCFCFFF1_step27_0_1", + "tm_react/ROST40_Dy3_Charge1_UHF5_swaplig_0_newlig_OCc1ccccn107_rev_step24_1_6", + "tm_react/MOBH19_Mn2_Charge2_UHF5_swaplig_0_newlig_CPCC1_rev_step23_2_6", + "tm_react/MOR19_Er3_Charge2_UHF3_swaplig_0_newlig_CNCCCO5_step11_2_4", + "tm_react/MOBH4_Ti3_Charge1_UHF1_swaplig_0_newlig_CCO1_rev_step0_-1_2", + "tm_react/ROST15_Yb3_Charge0_UHF1_swaplig_0_newlig_O1BOc2ccccc121_rev_step17_0_2", + "tm_react/MOBH13_Co3_Charge1_UHF4_swaplig_1_newlig_CCc1ccccc10_rev_step18_1_5", + "tm_react/ROST32_Os4_Charge2_UHF4_swaplig_1_newlig_FTeFFFFO6_rev_step3_-2_5", + "tm_react/MOR34_Pd4_Charge4_UHF4_swaplig_1_newlig_CN1CCCNCC1O8_rev_step16_4_5", + "tm_react/MOBH12_Tc4_Charge0_UHF3_swaplig_1_newlig_CNCSNC3_rev_step4_0_4", + "tm_react/MOR18_Tc4_Charge3_UHF3_swaplig_1_newlig_CNCCN4_rev_step41_3_4", + "tm_react/MOBH12_W4_Charge0_UHF2_swaplig_0_newlig_CCCO3_rev_step14_0_3", + "tm_react/MOBH32_Be2_Charge1_UHF0_swaplig_0_newlig_CN1CCNC1S6_rev_step0_-1_1", + "tm_react/MOR34_Sc3_Charge3_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step37_3_1", + "tm_react/MOR12_V2_Charge2_UHF3_swaplig_1_newlig_CCNO3_step11_2_4", + "tm_react/MOR18_Ru3_Charge2_UHF5_swaplig_0_newlig_CCN2_step9_2_6", + "tm_react/MOBH29_Co3_Charge0_UHF4_swaplig_1_newlig_CSiCCCH24_step2_0_5", + "tm_react/ROST35_Ir3_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step12_-2_5", + "tm_react/MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_FCFFCOCFFFCFFF5_rev_step2_2_3", + "tm_react/MOR35_W4_Charge4_UHF2_swaplig_1_newlig_CCCN3_rev_step14_4_3", + "tm_react/MOR33_Y3_Charge3_UHF0_swaplig_1_newlig_Cc1ccncc14_rev_step10_3_1", + "tm_react/MOBH28_Mg2_Charge1_UHF0_swaplig_0_newlig_CCCCO4_step4_1_1", + "tm_react/ROST31_Cd2_Charge2_UHF0_swaplig_0_newlig_CCCCPNCCCCCCCC5_rev_step4_-2_1", + "tm_react/MOR10_Nd3_Charge2_UHF3_swaplig_0_newlig_Nc1ccccc10_rev_step9_2_4", + "tm_react/MOR16_Os4_Charge2_UHF4_swaplig_1_newlig_Cc1ccccCc1N28_rev_step12_-2_5", + "tm_react/ROST24_Tl1_Charge1_UHF0_swaplig_0_newlig_OCc1ccccn107_step1_1_1", + "tm_react/MOR29_Ru4_Charge2_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step21_2_5", + "tm_react/MOR39_Au3Pr3_Charge4_UHF4_swaplig_0_newlig_NCc1ccncc15_step6_4_5", + "tm_react/MOBH19_Sn2_Charge2_UHF0_swaplig_0_newlig_CCNCSNCC4_rev_step1_2_1", + "tm_react/MOR40_V3Al3_Charge1_UHF2_swaplig_0_newlig_CSiCCNc1ccccc14_rev_step16_-1_3", + "tm_react/ROST14_Tm3_Charge0_UHF2_swaplig_1_newlig_CPCCO4_step23_0_3", + "tm_react/MOBH34_Ca2_Charge0_UHF0_swaplig_0_newlig_ONOc1cccOcc1NOONOO7_step15_0_1", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_Tec1ccccc10_step9_2_4", + "tm_react/MOR31_Mo4_Charge2_UHF2_swaplig_0_newlig_CSiCCCH24_rev_step2_2_3", + "tm_react/ROST5_Ti2_Charge2_UHF2_swaplig_0_newlig_Nc1cccc2cccnc1209_step1_2_3", + "tm_react/MOR35_Tl3_Charge3_UHF0_swaplig_0_newlig_SC1NCCCN10_step11_3_1", + "tm_react/MOR33_Sc3_Charge3_UHF0_swaplig_1_newlig_SC1NCCN10_rev_step40_3_1", + "tm_react/ROST41_Tb3_Charge1_UHF6_swaplig_0_newlig_NNCNS04_step0_1_7", + "tm_react/MOR23a_Nd3_Charge2_UHF3_swaplig_0_newlig_OC1CCCCCN10_step4_2_4", + "tm_react/MOR31_Pb4_Charge2_UHF0_swaplig_0_newlig_OC1CCCON16_step25_2_1", + "tm_react/MOBH17_Ir4_Charge4_UHF5_swaplig_0_newlig_CSC1_rev_step28_4_6", + "tm_react/MOR41_La3_Charge1_UHF0_swaplig_0_newlig_Brc1ccccc1COO9_step8_-1_1", + "tm_react/MOR27_W4_Charge2_UHF2_swaplig_0_newlig_CSiCC1_rev_step31_2_3", + "tm_react/MOR31_Re4_Charge2_UHF3_swaplig_0_newlig_ClCH21_rev_step31_2_4", + "tm_react/MOR2_Ga3_Charge3_UHF0_swaplig_1_newlig_O0_step1_3_1", + "tm_react/MOBH33_Re4_Charge1_UHF3_swaplig_1_newlig_c1ccccc1Asc1ccccc1c1ccccc16_step0_1_4", + "tm_react/ROST52_Tm3_Charge1_UHF2_swaplig_1_newlig_Brc1ccccc1COO9_step5_-1_3", + "tm_react/MOR12_Ti3_Charge3_UHF1_swaplig_1_newlig_CN1CCNC1S6_step21_3_2", + "tm_react/ROST15_Tl3_Charge0_UHF0_swaplig_1_newlig_CNCCONCC4_step10_0_1", + "tm_react/ROST34_Ti3_Charge0_UHF1_swaplig_0_newlig_CCCCH23_step34_0_2", + "tm_react/MOR31_Mn2_Charge0_UHF5_swaplig_0_newlig_Br0_rev_step12_0_6", + "tm_react/MOBH32_Mg2_Charge1_UHF0_swaplig_0_newlig_NCc1cccnc16_rev_step0_-1_1", + "tm_react/MOR34_Ir3_Charge3_UHF4_swaplig_0_newlig_Clc1cccnc15_rev_step13_3_5", + "tm_react/MOR11_Cr2_Charge0_UHF4_swaplig_1_newlig_CO1_rev_step10_0_5", + "tm_react/MOBH28_Cu2_Charge1_UHF1_swaplig_0_newlig_CSiCCCC5_step4_1_2", + "tm_react/MOBH6_Pb2_Charge1_UHF0_swaplig_0_newlig_Clc1cccnc15_step6_1_2", + "tm_react/MOR28_Sm3_Charge1_UHF5_swaplig_0_newlig_OC1CCCON16_step5_1_6", + "tm_react/MOR2_Mn3_Charge3_UHF4_swaplig_0_newlig_S1CCNC13_rev_step2_3_5", + "tm_react/ROST16_Yb3_Charge1_UHF1_swaplig_0_newlig_Cl0_rev_step1_-1_2", + "tm_react/MOR39_Au3Cr3_Charge4_UHF5_swaplig_0_newlig_CNCCSNCC4_rev_step20_4_6", + "tm_react/ROST35_Ru3_Charge2_UHF5_swaplig_0_newlig_Fc1cFcFcScFc1F7_rev_step6_-2_6", + "tm_react/MOR20_Rh3_Charge2_UHF4_swaplig_1_newlig_CNCCSNCC4_rev_step12_2_5", + "tm_react/MOBH33_Ca2_Charge1_UHF0_swaplig_0_newlig_CN1CSeNc2ccccc123_rev_step24_-1_1", + "tm_react/MOR39_Ce3Al3_Charge4_UHF1_swaplig_0_newlig_NCc1ccncc15_step5_4_2", + "tm_react/MOBH3_V3_Charge1_UHF2_swaplig_0_newlig_Tec1ccccc10_step2_-1_3", + "tm_react/ROST52_Fe3_Charge1_UHF5_swaplig_0_newlig_CH30_rev_step0_-1_6", + "tm_react/ROST14_Mn2_Charge1_UHF5_swaplig_0_newlig_CSiCCCH24_rev_step10_-1_6", + "tm_react/MOBH17_Cd2_Charge2_UHF0_swaplig_0_newlig_c1ccncc13_rev_step18_2_1", + "tm_react/MOR11_Ca2_Charge0_UHF0_swaplig_0_newlig_N1CCNC1C1NCCN136_step13_0_1", + "tm_react/ROST23_Hg2_Charge2_UHF0_swaplig_0_newlig_OCc1ccccn107_step1_2_1", + "tm_react/MOBH19_Pt2_Charge2_UHF2_swaplig_0_newlig_N1CCNC13_step2_2_3", + "tm_react/MOBH19_Pd4_Charge4_UHF4_swaplig_0_newlig_N1CCCN14_step18_4_5", + "tm_react/ROST40_Pd2_Charge0_UHF2_swaplig_0_newlig_CCCCc1ccncc1c1ccccn1CCCC715_rev_step12_0_3", + "tm_react/MOR29_Mg2_Charge0_UHF0_swaplig_0_newlig_CCCCOSiOOCCCCOCCCC6_step26_0_1", + "tm_react/MOR29_Cd2_Charge0_UHF0_swaplig_0_newlig_Sc1ccccc10_step25_0_1", + "tm_react/MOR16_Ir4_Charge2_UHF5_swaplig_1_newlig_N2c1ccccc10_step1_-2_6", + "tm_react/MOR33_Zr4_Charge4_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step13_4_1", + "tm_react/MOR8_Y3_Charge2_UHF0_swaplig_1_newlig_CCCN3_rev_step8_2_1", + "tm_react/MOR38_Re4_Charge4_UHF3_swaplig_0_newlig_S1CCNC13_rev_step6_4_4", + "tm_react/MOR31_Tc4_Charge2_UHF3_swaplig_0_newlig_CCCCO4_step12_2_4", + "tm_react/MOBH32_Ir4_Charge1_UHF5_swaplig_0_newlig_NN1NCNN14_rev_step38_1_6", + "tm_react/ROST45_V4_Charge2_UHF1_swaplig_1_newlig_NCOc1cccnc17_rev_step6_2_2", + "tm_react/MOBH26_Mg2_Charge0_UHF0_swaplig_2_newlig_OCOc1ccccc12_step8_0_1", + "tm_react/MOR8_Mn3_Charge2_UHF4_swaplig_0_newlig_CNCCc1ccccc19_step1_2_5", + "tm_react/MOR27_Gd3_Charge1_UHF7_swaplig_0_newlig_Sec1ccccc10_rev_step11_1_8", + "tm_react/MOBH13_Hf4_Charge2_UHF0_swaplig_1_newlig_SeCN2_step3_2_1", + "tm_react/MOBH12_Pd4_Charge0_UHF4_swaplig_1_newlig_CCNO3_step25_0_5", + "tm_react/MOBH26_Co3_Charge1_UHF4_swaplig_2_newlig_COCO2_step21_1_5", + "tm_react/MOR34_Au3_Charge3_UHF2_swaplig_1_newlig_NH3CCOO4_rev_step14_3_3", + "tm_react/ROST13_Bi3_Charge1_UHF0_swaplig_1_newlig_NC1Nc2ccccc2S12_rev_step15_1_1", + "tm_react/ROST53_Hf4_Charge0_UHF0_swaplig_0_newlig_SeCN2_rev_step15_0_1", + "tm_react/MOBH24_Ti4_Charge3_UHF0_swaplig_1_newlig_N1CCCN14_step8_3_1", + "tm_react/MOBH24_Zr4_Charge3_UHF0_swaplig_1_newlig_O0_step6_3_1", + "tm_react/MOR29_Pb2_Charge0_UHF0_swaplig_0_newlig_Br0_step12_0_1", + "tm_react/ROST20_Ce4_Charge2_UHF0_swaplig_1_newlig_CCNCSNCC4_step9_2_1", + "tm_react/MOR11_Ce4_Charge2_UHF0_swaplig_2_newlig_CCc1ccccc10_rev_step7_2_1", + "tm_react/ROST29_Sc3_Charge0_UHF0_swaplig_0_newlig_OCO2_step16_0_1", + "tm_react/MOR29_Pt4_Charge2_UHF4_swaplig_0_newlig_CSiCCCC5_step73_2_5", + "tm_react/MOBH23_W4_Charge1_UHF2_swaplig_0_newlig_CNCCN4_rev_step8_1_3", + "tm_react/MOBH34_Pd4_Charge2_UHF4_swaplig_0_newlig_CH2c1ccccc10_rev_step3_2_5", + "tm_react/MOBH29_Ce3_Charge0_UHF1_swaplig_0_newlig_CSiCCCC5_rev_step36_0_2", + "tm_react/MOBH32_Pb4_Charge1_UHF0_swaplig_0_newlig_CSCO1_rev_step10_1_1", + "tm_react/ROST15_Mn2_Charge1_UHF5_swaplig_1_newlig_NCOc1ccncc16_step15_-1_6", + "tm_react/MOR30_Mn2_Charge0_UHF5_swaplig_0_newlig_ClCClClCOO6_step25_0_6", + "tm_react/ROST31_Ce4_Charge0_UHF0_swaplig_0_newlig_NCNCN0_rev_step1_0_1", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_BH3CN2_step49_0_1", + "tm_react/MOBH23_Pd4_Charge1_UHF4_swaplig_0_newlig_c1ccncc13_rev_step8_1_5", + "tm_react/ROST13_Al3_Charge1_UHF0_swaplig_0_newlig_COCCOC14_step13_1_1", + "tm_react/ROST34_Mn2_Charge1_UHF5_swaplig_0_newlig_Fc1ccccc14_step15_-1_6", + "tm_react/MOBH15_La3_Charge0_UHF0_swaplig_0_newlig_NH3CCOO4_rev_step20_0_1", + "tm_react/MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_N1CCNC13_rev_step39_2_3", + "tm_react/MOR9_Mn3_Charge2_UHF4_swaplig_0_newlig_CCCPCCCCCC3_step4_2_5", + "tm_react/MOR21_Au3_Charge2_UHF2_swaplig_1_newlig_OC1NSOOc2ccccc122_step11_-2_3", + "tm_react/MOBH17_Mn2_Charge2_UHF5_swaplig_0_newlig_Clc1cccnc15_rev_step21_2_6", + "tm_react/MOBH17_Ni2_Charge2_UHF2_swaplig_0_newlig_Nc1ccncc14_step10_2_3", + "tm_react/MOBH28_Os4_Charge3_UHF4_swaplig_0_newlig_c1ccccc1Nc1ccccc16_rev_step14_3_5", + "tm_react/ROST41_Lu3_Charge1_UHF0_swaplig_0_newlig_CAsCc1ccccc1AsCC19_step6_1_1", + "tm_react/MOBH15_Ti3_Charge0_UHF1_swaplig_0_newlig_SC1NCCCC10_rev_step10_0_2", + "tm_react/ROST13_Be2_Charge0_UHF0_swaplig_1_newlig_CN1NCOCC1Cc1ccccc14_step10_0_1", + "tm_react/MOR29_Pt2_Charge0_UHF2_swaplig_0_newlig_c1ccccc1Sic1ccccc1c1ccccc16_step22_0_3", + "tm_react/MOR29_Hg2_Charge0_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step35_0_1", + "tm_react/MOR41_Pd4_Charge0_UHF4_swaplig_0_newlig_OS1ONCSc2ccccc125_step25_0_5", + "tm_react/MOBH14_Pt4_Charge3_UHF4_swaplig_1_newlig_CH30_step3_3_6", + "tm_react/ROST13_Gd3_Charge1_UHF7_swaplig_1_newlig_CN1CSeNc2ccccc123_rev_step0_1_8", + "tm_react/MOR30_Zn2_Charge0_UHF0_swaplig_0_newlig_CSiCCNc1ccccc14_step4_0_1", + "tm_react/MOR27_Sn4_Charge2_UHF0_swaplig_0_newlig_CNCCc1ccccc19_rev_step29_2_1" + ], + "hftyp": [ + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF", + "UHF" + ], + "n_calc": 784, + "merged_from": [ + "shard_t03_0000_01.zarr", + "shard_t03_0000_02.zarr", + "shard_t03_0001_00.zarr", + "shard_t03_0001_01.zarr", + "shard_t03_0001_02.zarr", + "shard_t03_0002_00.zarr" + ], + "occ_derived_verified": true + }, + "zarr_format": 3, + "consolidated_metadata": { + "kind": "inline", + "must_understand": false, + "metadata": { + "atom_f8": { + "shape": [ + 45674, + 21 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255, + 21 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051, + 21 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_shell": { + "shape": [ + 45674, + 25 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255, + 25 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051, + 25 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "atom_z": { + "shape": [ + 45674 + ], + "data_type": "int16", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 55255 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 11051 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 2, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a": { + "shape": [ + 141588842 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 142606336 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_a_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b": { + "shape": [ + 139297530 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 142606336 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 4194304 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "cmo_b_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_a_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "eps_b_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "flags": { + "shape": [ + 784, + 6 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 6 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 6 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a": { + "shape": [ + 784098686 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_a_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b": { + "shape": [ + 784098686 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 64000000 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 1000000 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 9, + "shuffle": "bitshuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "fock_b_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_a_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_eps_b_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_a_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "gbw_occ_b_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_f8": { + "shape": [ + 784, + 10 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 10 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 10 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_flags": { + "shape": [ + 784, + 11 + ], + "data_type": "int8", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 11 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 11 + ], + "codecs": [ + { + "name": "bytes" + }, + { + "name": "blosc", + "configuration": { + "typesize": 1, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "mo_i": { + "shape": [ + 784, + 4 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 4 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 4 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_a": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "occ_b": { + "shape": [ + 1048041 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 1271360 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 254272 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_index": { + "shape": [ + 148162, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 179475, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35895, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_loewdin_bo_value": { + "shape": [ + 148162 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 179475 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 35895 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_index": { + "shape": [ + 83558, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 97900, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19580, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mayer_bo_value": { + "shape": [ + 83558 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 97900 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 19580 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_index": { + "shape": [ + 251549, + 2 + ], + "data_type": "int32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 292990, + 2 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 58598, + 2 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_offsets": { + "shape": [ + 785 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 785 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 785 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "pair_mulliken_ovlp_value": { + "shape": [ + 251549 + ], + "data_type": "float32", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 292990 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 58598 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 4, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_f8": { + "shape": [ + 784, + 38 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 38 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 38 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "scalar_i": { + "shape": [ + 784, + 8 + ], + "data_type": "int64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 8 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 8 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + }, + "vec": { + "shape": [ + 784, + 36 + ], + "data_type": "float64", + "chunk_grid": { + "name": "regular", + "configuration": { + "chunk_shape": [ + 960, + 36 + ] + } + }, + "chunk_key_encoding": { + "name": "default", + "configuration": { + "separator": "/" + } + }, + "fill_value": 0.0, + "codecs": [ + { + "name": "sharding_indexed", + "configuration": { + "chunk_shape": [ + 192, + 36 + ], + "codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "blosc", + "configuration": { + "typesize": 8, + "cname": "zstd", + "clevel": 5, + "shuffle": "shuffle", + "blocksize": 0 + } + } + ], + "index_codecs": [ + { + "name": "bytes", + "configuration": { + "endian": "little" + } + }, + { + "name": "crc32c" + } + ], + "index_location": "end" + } + } + ], + "attributes": {}, + "zarr_format": 3, + "node_type": "array", + "storage_transformers": [] + } + } + }, + "node_type": "group" +} \ No newline at end of file