TOPLEVEL_LANG = verilog
VERILOG_SOURCES = design_active.v
TOPLEVEL = half_adder
COCOTB_TEST_MODULES = test_half_adder

SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim