VBoussot commited on
Commit
fce0ea2
·
verified ·
1 Parent(s): 6a99326

Use declarative UNetpp.yml + clean-key checkpoints (forward-exact 0.0, inference-only)

Browse files
Files changed (8) hide show
  1. MR/CV_0.pt +2 -2
  2. MR/CV_1.pt +2 -2
  3. MR/CV_2.pt +2 -2
  4. MR/CV_3.pt +2 -2
  5. MR/CV_4.pt +2 -2
  6. MR/Config.yml +1 -1
  7. MR/Prediction.yml +2 -2
  8. MR/UNetpp.yml +2077 -0
MR/CV_0.pt CHANGED
@@ -1,3 +1,3 @@
1
  version https://git-lfs.github.com/spec/v1
2
- oid sha256:ddd3e9250ea81a9f3003ec6b01aa95f200c1102c529f97b7a2ad2068cf28f57c
3
- size 208936686
 
1
  version https://git-lfs.github.com/spec/v1
2
+ oid sha256:424dc33677cb4aef24e19562b5e8523827ebe2a1516b9014eafc1aaed64c09d5
3
+ size 104505879
MR/CV_1.pt CHANGED
@@ -1,3 +1,3 @@
1
  version https://git-lfs.github.com/spec/v1
2
- oid sha256:6c396d218f32947f8e0af07fa8c62f4ba9e1a084ee40799369b488957b359eb4
3
- size 208936686
 
1
  version https://git-lfs.github.com/spec/v1
2
+ oid sha256:6d4e00cfbf73b5356c11ebb4c9a56c1dccc2e8cc6ec9c98dea812de119242939
3
+ size 104505879
MR/CV_2.pt CHANGED
@@ -1,3 +1,3 @@
1
  version https://git-lfs.github.com/spec/v1
2
- oid sha256:b2933e1a8bd2a10c5a7d242c15ab71d323fab242995a28503aa42488087d73c0
3
- size 208936686
 
1
  version https://git-lfs.github.com/spec/v1
2
+ oid sha256:c2fbd7a87e820270345de2b8281c8d90a2acc37e0bec335ba7f0108f81afcd10
3
+ size 104505879
MR/CV_3.pt CHANGED
@@ -1,3 +1,3 @@
1
  version https://git-lfs.github.com/spec/v1
2
- oid sha256:b963f174fd2f2d8324a37aa88666a458944a26f7cf3712593af5f49dd43e5ac5
3
- size 208936686
 
1
  version https://git-lfs.github.com/spec/v1
2
+ oid sha256:8de4aba4d572c8cb32f7551f5d2b5fa6d5ee8ecaf713e876b5684f9a78a26262
3
+ size 104505879
MR/CV_4.pt CHANGED
@@ -1,3 +1,3 @@
1
  version https://git-lfs.github.com/spec/v1
2
- oid sha256:4e0a3bbb8513252b68dfa3fc84e16ebcb740289b96e9acdaac7ecf1e76a4062a
3
- size 208936686
 
1
  version https://git-lfs.github.com/spec/v1
2
+ oid sha256:13a00aa38edc7469d4d22a1afe9ea2d32ea685a8646b71d09d4127a89f7ca7f4
3
+ size 104505879
MR/Config.yml CHANGED
@@ -1,6 +1,6 @@
1
  Trainer:
2
  Model:
3
- classpath: Model:UNetpp
4
  UNetpp:
5
  outputs_criterions:
6
  Head:Tanh:
 
1
  Trainer:
2
  Model:
3
+ classpath: UNetpp.yml
4
  UNetpp:
5
  outputs_criterions:
6
  Head:Tanh:
MR/Prediction.yml CHANGED
@@ -1,6 +1,6 @@
1
  Predictor:
2
  Model:
3
- classpath: Model:UNetpp
4
  UNetpp:
5
  outputs_criterions: None
6
  Dataset:
@@ -15,7 +15,7 @@ Predictor:
15
  checkpoints_name:
16
  - Body.pt
17
  number_of_tta: 0
18
- number_of_mc_dropout: 0
19
  per_channel: false
20
  ResampleToResolution:
21
  spacing:
 
1
  Predictor:
2
  Model:
3
+ classpath: UNetpp.yml
4
  UNetpp:
5
  outputs_criterions: None
6
  Dataset:
 
15
  checkpoints_name:
16
  - Body.pt
17
  number_of_tta: 0
18
+ number_of_mc: 0
19
  per_channel: false
20
  ResampleToResolution:
21
  spacing:
MR/UNetpp.yml ADDED
@@ -0,0 +1,2077 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # Declarative KonfAI graph reproducing the ImpactSynth app model:
2
+ # smp.UnetPlusPlus(encoder_name='resnet34', encoder_weights=None, in_channels=5,
3
+ # classes=1, activation=None) + Tanh head.
4
+ # Built ONLY from curated model-builder registry types, in smp forward-execution order
5
+ # so execution-order weight transfer pairs all 117 weighted leaves one-to-one.
6
+ # Generated by generate_unetpp_yaml.py -- do not edit by hand.
7
+ name: UNetpp
8
+ network:
9
+ in_channels: 5
10
+ dim: 2
11
+ modules:
12
+ - name: enc_conv1
13
+ type: Conv
14
+ out_branch:
15
+ - e_c1
16
+ args:
17
+ dim: 2
18
+ in_channels: 5
19
+ out_channels: 64
20
+ kernel_size: 7
21
+ stride: 2
22
+ padding: 3
23
+ bias: false
24
+ - name: enc_bn1
25
+ type: BatchNorm
26
+ in_branch:
27
+ - e_c1
28
+ out_branch:
29
+ - e_c1
30
+ args:
31
+ dim: 2
32
+ num_features: 64
33
+ - name: enc_relu
34
+ type: ReLU
35
+ in_branch:
36
+ - e_c1
37
+ out_branch:
38
+ - e_c1
39
+ args: {}
40
+ - name: enc_maxpool
41
+ type: MaxPool
42
+ in_branch:
43
+ - e_c1
44
+ out_branch:
45
+ - mp
46
+ args:
47
+ dim: 2
48
+ kernel_size: 3
49
+ stride: 2
50
+ padding: 1
51
+ - name: l1_b0_conv1
52
+ type: Conv
53
+ in_branch:
54
+ - mp
55
+ out_branch:
56
+ - l1_b0_m
57
+ args:
58
+ dim: 2
59
+ in_channels: 64
60
+ out_channels: 64
61
+ kernel_size: 3
62
+ stride: 1
63
+ padding: 1
64
+ bias: false
65
+ - name: l1_b0_bn1
66
+ type: BatchNorm
67
+ in_branch:
68
+ - l1_b0_m
69
+ out_branch:
70
+ - l1_b0_m
71
+ args:
72
+ dim: 2
73
+ num_features: 64
74
+ - name: l1_b0_relu1
75
+ type: ReLU
76
+ in_branch:
77
+ - l1_b0_m
78
+ out_branch:
79
+ - l1_b0_m
80
+ args: {}
81
+ - name: l1_b0_conv2
82
+ type: Conv
83
+ in_branch:
84
+ - l1_b0_m
85
+ out_branch:
86
+ - l1_b0_m
87
+ args:
88
+ dim: 2
89
+ in_channels: 64
90
+ out_channels: 64
91
+ kernel_size: 3
92
+ stride: 1
93
+ padding: 1
94
+ bias: false
95
+ - name: l1_b0_bn2
96
+ type: BatchNorm
97
+ in_branch:
98
+ - l1_b0_m
99
+ out_branch:
100
+ - l1_b0_m
101
+ args:
102
+ dim: 2
103
+ num_features: 64
104
+ - name: l1_b0_add
105
+ type: Add
106
+ in_branch:
107
+ - l1_b0_m
108
+ - mp
109
+ out_branch:
110
+ - l1_b0_m
111
+ args: {}
112
+ - name: l1_b0_relu2
113
+ type: ReLU
114
+ in_branch:
115
+ - l1_b0_m
116
+ out_branch:
117
+ - l1_0
118
+ args: {}
119
+ - name: l1_b1_conv1
120
+ type: Conv
121
+ in_branch:
122
+ - l1_0
123
+ out_branch:
124
+ - l1_b1_m
125
+ args:
126
+ dim: 2
127
+ in_channels: 64
128
+ out_channels: 64
129
+ kernel_size: 3
130
+ stride: 1
131
+ padding: 1
132
+ bias: false
133
+ - name: l1_b1_bn1
134
+ type: BatchNorm
135
+ in_branch:
136
+ - l1_b1_m
137
+ out_branch:
138
+ - l1_b1_m
139
+ args:
140
+ dim: 2
141
+ num_features: 64
142
+ - name: l1_b1_relu1
143
+ type: ReLU
144
+ in_branch:
145
+ - l1_b1_m
146
+ out_branch:
147
+ - l1_b1_m
148
+ args: {}
149
+ - name: l1_b1_conv2
150
+ type: Conv
151
+ in_branch:
152
+ - l1_b1_m
153
+ out_branch:
154
+ - l1_b1_m
155
+ args:
156
+ dim: 2
157
+ in_channels: 64
158
+ out_channels: 64
159
+ kernel_size: 3
160
+ stride: 1
161
+ padding: 1
162
+ bias: false
163
+ - name: l1_b1_bn2
164
+ type: BatchNorm
165
+ in_branch:
166
+ - l1_b1_m
167
+ out_branch:
168
+ - l1_b1_m
169
+ args:
170
+ dim: 2
171
+ num_features: 64
172
+ - name: l1_b1_add
173
+ type: Add
174
+ in_branch:
175
+ - l1_b1_m
176
+ - l1_0
177
+ out_branch:
178
+ - l1_b1_m
179
+ args: {}
180
+ - name: l1_b1_relu2
181
+ type: ReLU
182
+ in_branch:
183
+ - l1_b1_m
184
+ out_branch:
185
+ - l1_1
186
+ args: {}
187
+ - name: l1_b2_conv1
188
+ type: Conv
189
+ in_branch:
190
+ - l1_1
191
+ out_branch:
192
+ - l1_b2_m
193
+ args:
194
+ dim: 2
195
+ in_channels: 64
196
+ out_channels: 64
197
+ kernel_size: 3
198
+ stride: 1
199
+ padding: 1
200
+ bias: false
201
+ - name: l1_b2_bn1
202
+ type: BatchNorm
203
+ in_branch:
204
+ - l1_b2_m
205
+ out_branch:
206
+ - l1_b2_m
207
+ args:
208
+ dim: 2
209
+ num_features: 64
210
+ - name: l1_b2_relu1
211
+ type: ReLU
212
+ in_branch:
213
+ - l1_b2_m
214
+ out_branch:
215
+ - l1_b2_m
216
+ args: {}
217
+ - name: l1_b2_conv2
218
+ type: Conv
219
+ in_branch:
220
+ - l1_b2_m
221
+ out_branch:
222
+ - l1_b2_m
223
+ args:
224
+ dim: 2
225
+ in_channels: 64
226
+ out_channels: 64
227
+ kernel_size: 3
228
+ stride: 1
229
+ padding: 1
230
+ bias: false
231
+ - name: l1_b2_bn2
232
+ type: BatchNorm
233
+ in_branch:
234
+ - l1_b2_m
235
+ out_branch:
236
+ - l1_b2_m
237
+ args:
238
+ dim: 2
239
+ num_features: 64
240
+ - name: l1_b2_add
241
+ type: Add
242
+ in_branch:
243
+ - l1_b2_m
244
+ - l1_1
245
+ out_branch:
246
+ - l1_b2_m
247
+ args: {}
248
+ - name: l1_b2_relu2
249
+ type: ReLU
250
+ in_branch:
251
+ - l1_b2_m
252
+ out_branch:
253
+ - e_l1
254
+ args: {}
255
+ - name: l2_b0_conv1
256
+ type: Conv
257
+ in_branch:
258
+ - e_l1
259
+ out_branch:
260
+ - l2_b0_m
261
+ args:
262
+ dim: 2
263
+ in_channels: 64
264
+ out_channels: 128
265
+ kernel_size: 3
266
+ stride: 2
267
+ padding: 1
268
+ bias: false
269
+ - name: l2_b0_bn1
270
+ type: BatchNorm
271
+ in_branch:
272
+ - l2_b0_m
273
+ out_branch:
274
+ - l2_b0_m
275
+ args:
276
+ dim: 2
277
+ num_features: 128
278
+ - name: l2_b0_relu1
279
+ type: ReLU
280
+ in_branch:
281
+ - l2_b0_m
282
+ out_branch:
283
+ - l2_b0_m
284
+ args: {}
285
+ - name: l2_b0_conv2
286
+ type: Conv
287
+ in_branch:
288
+ - l2_b0_m
289
+ out_branch:
290
+ - l2_b0_m
291
+ args:
292
+ dim: 2
293
+ in_channels: 128
294
+ out_channels: 128
295
+ kernel_size: 3
296
+ stride: 1
297
+ padding: 1
298
+ bias: false
299
+ - name: l2_b0_bn2
300
+ type: BatchNorm
301
+ in_branch:
302
+ - l2_b0_m
303
+ out_branch:
304
+ - l2_b0_m
305
+ args:
306
+ dim: 2
307
+ num_features: 128
308
+ - name: l2_b0_dsconv
309
+ type: Conv
310
+ in_branch:
311
+ - e_l1
312
+ out_branch:
313
+ - l2_b0_s
314
+ args:
315
+ dim: 2
316
+ in_channels: 64
317
+ out_channels: 128
318
+ kernel_size: 1
319
+ stride: 2
320
+ padding: 0
321
+ bias: false
322
+ - name: l2_b0_dsbn
323
+ type: BatchNorm
324
+ in_branch:
325
+ - l2_b0_s
326
+ out_branch:
327
+ - l2_b0_s
328
+ args:
329
+ dim: 2
330
+ num_features: 128
331
+ - name: l2_b0_add
332
+ type: Add
333
+ in_branch:
334
+ - l2_b0_m
335
+ - l2_b0_s
336
+ out_branch:
337
+ - l2_b0_m
338
+ args: {}
339
+ - name: l2_b0_relu2
340
+ type: ReLU
341
+ in_branch:
342
+ - l2_b0_m
343
+ out_branch:
344
+ - l2_0
345
+ args: {}
346
+ - name: l2_b1_conv1
347
+ type: Conv
348
+ in_branch:
349
+ - l2_0
350
+ out_branch:
351
+ - l2_b1_m
352
+ args:
353
+ dim: 2
354
+ in_channels: 128
355
+ out_channels: 128
356
+ kernel_size: 3
357
+ stride: 1
358
+ padding: 1
359
+ bias: false
360
+ - name: l2_b1_bn1
361
+ type: BatchNorm
362
+ in_branch:
363
+ - l2_b1_m
364
+ out_branch:
365
+ - l2_b1_m
366
+ args:
367
+ dim: 2
368
+ num_features: 128
369
+ - name: l2_b1_relu1
370
+ type: ReLU
371
+ in_branch:
372
+ - l2_b1_m
373
+ out_branch:
374
+ - l2_b1_m
375
+ args: {}
376
+ - name: l2_b1_conv2
377
+ type: Conv
378
+ in_branch:
379
+ - l2_b1_m
380
+ out_branch:
381
+ - l2_b1_m
382
+ args:
383
+ dim: 2
384
+ in_channels: 128
385
+ out_channels: 128
386
+ kernel_size: 3
387
+ stride: 1
388
+ padding: 1
389
+ bias: false
390
+ - name: l2_b1_bn2
391
+ type: BatchNorm
392
+ in_branch:
393
+ - l2_b1_m
394
+ out_branch:
395
+ - l2_b1_m
396
+ args:
397
+ dim: 2
398
+ num_features: 128
399
+ - name: l2_b1_add
400
+ type: Add
401
+ in_branch:
402
+ - l2_b1_m
403
+ - l2_0
404
+ out_branch:
405
+ - l2_b1_m
406
+ args: {}
407
+ - name: l2_b1_relu2
408
+ type: ReLU
409
+ in_branch:
410
+ - l2_b1_m
411
+ out_branch:
412
+ - l2_1
413
+ args: {}
414
+ - name: l2_b2_conv1
415
+ type: Conv
416
+ in_branch:
417
+ - l2_1
418
+ out_branch:
419
+ - l2_b2_m
420
+ args:
421
+ dim: 2
422
+ in_channels: 128
423
+ out_channels: 128
424
+ kernel_size: 3
425
+ stride: 1
426
+ padding: 1
427
+ bias: false
428
+ - name: l2_b2_bn1
429
+ type: BatchNorm
430
+ in_branch:
431
+ - l2_b2_m
432
+ out_branch:
433
+ - l2_b2_m
434
+ args:
435
+ dim: 2
436
+ num_features: 128
437
+ - name: l2_b2_relu1
438
+ type: ReLU
439
+ in_branch:
440
+ - l2_b2_m
441
+ out_branch:
442
+ - l2_b2_m
443
+ args: {}
444
+ - name: l2_b2_conv2
445
+ type: Conv
446
+ in_branch:
447
+ - l2_b2_m
448
+ out_branch:
449
+ - l2_b2_m
450
+ args:
451
+ dim: 2
452
+ in_channels: 128
453
+ out_channels: 128
454
+ kernel_size: 3
455
+ stride: 1
456
+ padding: 1
457
+ bias: false
458
+ - name: l2_b2_bn2
459
+ type: BatchNorm
460
+ in_branch:
461
+ - l2_b2_m
462
+ out_branch:
463
+ - l2_b2_m
464
+ args:
465
+ dim: 2
466
+ num_features: 128
467
+ - name: l2_b2_add
468
+ type: Add
469
+ in_branch:
470
+ - l2_b2_m
471
+ - l2_1
472
+ out_branch:
473
+ - l2_b2_m
474
+ args: {}
475
+ - name: l2_b2_relu2
476
+ type: ReLU
477
+ in_branch:
478
+ - l2_b2_m
479
+ out_branch:
480
+ - l2_2
481
+ args: {}
482
+ - name: l2_b3_conv1
483
+ type: Conv
484
+ in_branch:
485
+ - l2_2
486
+ out_branch:
487
+ - l2_b3_m
488
+ args:
489
+ dim: 2
490
+ in_channels: 128
491
+ out_channels: 128
492
+ kernel_size: 3
493
+ stride: 1
494
+ padding: 1
495
+ bias: false
496
+ - name: l2_b3_bn1
497
+ type: BatchNorm
498
+ in_branch:
499
+ - l2_b3_m
500
+ out_branch:
501
+ - l2_b3_m
502
+ args:
503
+ dim: 2
504
+ num_features: 128
505
+ - name: l2_b3_relu1
506
+ type: ReLU
507
+ in_branch:
508
+ - l2_b3_m
509
+ out_branch:
510
+ - l2_b3_m
511
+ args: {}
512
+ - name: l2_b3_conv2
513
+ type: Conv
514
+ in_branch:
515
+ - l2_b3_m
516
+ out_branch:
517
+ - l2_b3_m
518
+ args:
519
+ dim: 2
520
+ in_channels: 128
521
+ out_channels: 128
522
+ kernel_size: 3
523
+ stride: 1
524
+ padding: 1
525
+ bias: false
526
+ - name: l2_b3_bn2
527
+ type: BatchNorm
528
+ in_branch:
529
+ - l2_b3_m
530
+ out_branch:
531
+ - l2_b3_m
532
+ args:
533
+ dim: 2
534
+ num_features: 128
535
+ - name: l2_b3_add
536
+ type: Add
537
+ in_branch:
538
+ - l2_b3_m
539
+ - l2_2
540
+ out_branch:
541
+ - l2_b3_m
542
+ args: {}
543
+ - name: l2_b3_relu2
544
+ type: ReLU
545
+ in_branch:
546
+ - l2_b3_m
547
+ out_branch:
548
+ - e_l2
549
+ args: {}
550
+ - name: l3_b0_conv1
551
+ type: Conv
552
+ in_branch:
553
+ - e_l2
554
+ out_branch:
555
+ - l3_b0_m
556
+ args:
557
+ dim: 2
558
+ in_channels: 128
559
+ out_channels: 256
560
+ kernel_size: 3
561
+ stride: 2
562
+ padding: 1
563
+ bias: false
564
+ - name: l3_b0_bn1
565
+ type: BatchNorm
566
+ in_branch:
567
+ - l3_b0_m
568
+ out_branch:
569
+ - l3_b0_m
570
+ args:
571
+ dim: 2
572
+ num_features: 256
573
+ - name: l3_b0_relu1
574
+ type: ReLU
575
+ in_branch:
576
+ - l3_b0_m
577
+ out_branch:
578
+ - l3_b0_m
579
+ args: {}
580
+ - name: l3_b0_conv2
581
+ type: Conv
582
+ in_branch:
583
+ - l3_b0_m
584
+ out_branch:
585
+ - l3_b0_m
586
+ args:
587
+ dim: 2
588
+ in_channels: 256
589
+ out_channels: 256
590
+ kernel_size: 3
591
+ stride: 1
592
+ padding: 1
593
+ bias: false
594
+ - name: l3_b0_bn2
595
+ type: BatchNorm
596
+ in_branch:
597
+ - l3_b0_m
598
+ out_branch:
599
+ - l3_b0_m
600
+ args:
601
+ dim: 2
602
+ num_features: 256
603
+ - name: l3_b0_dsconv
604
+ type: Conv
605
+ in_branch:
606
+ - e_l2
607
+ out_branch:
608
+ - l3_b0_s
609
+ args:
610
+ dim: 2
611
+ in_channels: 128
612
+ out_channels: 256
613
+ kernel_size: 1
614
+ stride: 2
615
+ padding: 0
616
+ bias: false
617
+ - name: l3_b0_dsbn
618
+ type: BatchNorm
619
+ in_branch:
620
+ - l3_b0_s
621
+ out_branch:
622
+ - l3_b0_s
623
+ args:
624
+ dim: 2
625
+ num_features: 256
626
+ - name: l3_b0_add
627
+ type: Add
628
+ in_branch:
629
+ - l3_b0_m
630
+ - l3_b0_s
631
+ out_branch:
632
+ - l3_b0_m
633
+ args: {}
634
+ - name: l3_b0_relu2
635
+ type: ReLU
636
+ in_branch:
637
+ - l3_b0_m
638
+ out_branch:
639
+ - l3_0
640
+ args: {}
641
+ - name: l3_b1_conv1
642
+ type: Conv
643
+ in_branch:
644
+ - l3_0
645
+ out_branch:
646
+ - l3_b1_m
647
+ args:
648
+ dim: 2
649
+ in_channels: 256
650
+ out_channels: 256
651
+ kernel_size: 3
652
+ stride: 1
653
+ padding: 1
654
+ bias: false
655
+ - name: l3_b1_bn1
656
+ type: BatchNorm
657
+ in_branch:
658
+ - l3_b1_m
659
+ out_branch:
660
+ - l3_b1_m
661
+ args:
662
+ dim: 2
663
+ num_features: 256
664
+ - name: l3_b1_relu1
665
+ type: ReLU
666
+ in_branch:
667
+ - l3_b1_m
668
+ out_branch:
669
+ - l3_b1_m
670
+ args: {}
671
+ - name: l3_b1_conv2
672
+ type: Conv
673
+ in_branch:
674
+ - l3_b1_m
675
+ out_branch:
676
+ - l3_b1_m
677
+ args:
678
+ dim: 2
679
+ in_channels: 256
680
+ out_channels: 256
681
+ kernel_size: 3
682
+ stride: 1
683
+ padding: 1
684
+ bias: false
685
+ - name: l3_b1_bn2
686
+ type: BatchNorm
687
+ in_branch:
688
+ - l3_b1_m
689
+ out_branch:
690
+ - l3_b1_m
691
+ args:
692
+ dim: 2
693
+ num_features: 256
694
+ - name: l3_b1_add
695
+ type: Add
696
+ in_branch:
697
+ - l3_b1_m
698
+ - l3_0
699
+ out_branch:
700
+ - l3_b1_m
701
+ args: {}
702
+ - name: l3_b1_relu2
703
+ type: ReLU
704
+ in_branch:
705
+ - l3_b1_m
706
+ out_branch:
707
+ - l3_1
708
+ args: {}
709
+ - name: l3_b2_conv1
710
+ type: Conv
711
+ in_branch:
712
+ - l3_1
713
+ out_branch:
714
+ - l3_b2_m
715
+ args:
716
+ dim: 2
717
+ in_channels: 256
718
+ out_channels: 256
719
+ kernel_size: 3
720
+ stride: 1
721
+ padding: 1
722
+ bias: false
723
+ - name: l3_b2_bn1
724
+ type: BatchNorm
725
+ in_branch:
726
+ - l3_b2_m
727
+ out_branch:
728
+ - l3_b2_m
729
+ args:
730
+ dim: 2
731
+ num_features: 256
732
+ - name: l3_b2_relu1
733
+ type: ReLU
734
+ in_branch:
735
+ - l3_b2_m
736
+ out_branch:
737
+ - l3_b2_m
738
+ args: {}
739
+ - name: l3_b2_conv2
740
+ type: Conv
741
+ in_branch:
742
+ - l3_b2_m
743
+ out_branch:
744
+ - l3_b2_m
745
+ args:
746
+ dim: 2
747
+ in_channels: 256
748
+ out_channels: 256
749
+ kernel_size: 3
750
+ stride: 1
751
+ padding: 1
752
+ bias: false
753
+ - name: l3_b2_bn2
754
+ type: BatchNorm
755
+ in_branch:
756
+ - l3_b2_m
757
+ out_branch:
758
+ - l3_b2_m
759
+ args:
760
+ dim: 2
761
+ num_features: 256
762
+ - name: l3_b2_add
763
+ type: Add
764
+ in_branch:
765
+ - l3_b2_m
766
+ - l3_1
767
+ out_branch:
768
+ - l3_b2_m
769
+ args: {}
770
+ - name: l3_b2_relu2
771
+ type: ReLU
772
+ in_branch:
773
+ - l3_b2_m
774
+ out_branch:
775
+ - l3_2
776
+ args: {}
777
+ - name: l3_b3_conv1
778
+ type: Conv
779
+ in_branch:
780
+ - l3_2
781
+ out_branch:
782
+ - l3_b3_m
783
+ args:
784
+ dim: 2
785
+ in_channels: 256
786
+ out_channels: 256
787
+ kernel_size: 3
788
+ stride: 1
789
+ padding: 1
790
+ bias: false
791
+ - name: l3_b3_bn1
792
+ type: BatchNorm
793
+ in_branch:
794
+ - l3_b3_m
795
+ out_branch:
796
+ - l3_b3_m
797
+ args:
798
+ dim: 2
799
+ num_features: 256
800
+ - name: l3_b3_relu1
801
+ type: ReLU
802
+ in_branch:
803
+ - l3_b3_m
804
+ out_branch:
805
+ - l3_b3_m
806
+ args: {}
807
+ - name: l3_b3_conv2
808
+ type: Conv
809
+ in_branch:
810
+ - l3_b3_m
811
+ out_branch:
812
+ - l3_b3_m
813
+ args:
814
+ dim: 2
815
+ in_channels: 256
816
+ out_channels: 256
817
+ kernel_size: 3
818
+ stride: 1
819
+ padding: 1
820
+ bias: false
821
+ - name: l3_b3_bn2
822
+ type: BatchNorm
823
+ in_branch:
824
+ - l3_b3_m
825
+ out_branch:
826
+ - l3_b3_m
827
+ args:
828
+ dim: 2
829
+ num_features: 256
830
+ - name: l3_b3_add
831
+ type: Add
832
+ in_branch:
833
+ - l3_b3_m
834
+ - l3_2
835
+ out_branch:
836
+ - l3_b3_m
837
+ args: {}
838
+ - name: l3_b3_relu2
839
+ type: ReLU
840
+ in_branch:
841
+ - l3_b3_m
842
+ out_branch:
843
+ - l3_3
844
+ args: {}
845
+ - name: l3_b4_conv1
846
+ type: Conv
847
+ in_branch:
848
+ - l3_3
849
+ out_branch:
850
+ - l3_b4_m
851
+ args:
852
+ dim: 2
853
+ in_channels: 256
854
+ out_channels: 256
855
+ kernel_size: 3
856
+ stride: 1
857
+ padding: 1
858
+ bias: false
859
+ - name: l3_b4_bn1
860
+ type: BatchNorm
861
+ in_branch:
862
+ - l3_b4_m
863
+ out_branch:
864
+ - l3_b4_m
865
+ args:
866
+ dim: 2
867
+ num_features: 256
868
+ - name: l3_b4_relu1
869
+ type: ReLU
870
+ in_branch:
871
+ - l3_b4_m
872
+ out_branch:
873
+ - l3_b4_m
874
+ args: {}
875
+ - name: l3_b4_conv2
876
+ type: Conv
877
+ in_branch:
878
+ - l3_b4_m
879
+ out_branch:
880
+ - l3_b4_m
881
+ args:
882
+ dim: 2
883
+ in_channels: 256
884
+ out_channels: 256
885
+ kernel_size: 3
886
+ stride: 1
887
+ padding: 1
888
+ bias: false
889
+ - name: l3_b4_bn2
890
+ type: BatchNorm
891
+ in_branch:
892
+ - l3_b4_m
893
+ out_branch:
894
+ - l3_b4_m
895
+ args:
896
+ dim: 2
897
+ num_features: 256
898
+ - name: l3_b4_add
899
+ type: Add
900
+ in_branch:
901
+ - l3_b4_m
902
+ - l3_3
903
+ out_branch:
904
+ - l3_b4_m
905
+ args: {}
906
+ - name: l3_b4_relu2
907
+ type: ReLU
908
+ in_branch:
909
+ - l3_b4_m
910
+ out_branch:
911
+ - l3_4
912
+ args: {}
913
+ - name: l3_b5_conv1
914
+ type: Conv
915
+ in_branch:
916
+ - l3_4
917
+ out_branch:
918
+ - l3_b5_m
919
+ args:
920
+ dim: 2
921
+ in_channels: 256
922
+ out_channels: 256
923
+ kernel_size: 3
924
+ stride: 1
925
+ padding: 1
926
+ bias: false
927
+ - name: l3_b5_bn1
928
+ type: BatchNorm
929
+ in_branch:
930
+ - l3_b5_m
931
+ out_branch:
932
+ - l3_b5_m
933
+ args:
934
+ dim: 2
935
+ num_features: 256
936
+ - name: l3_b5_relu1
937
+ type: ReLU
938
+ in_branch:
939
+ - l3_b5_m
940
+ out_branch:
941
+ - l3_b5_m
942
+ args: {}
943
+ - name: l3_b5_conv2
944
+ type: Conv
945
+ in_branch:
946
+ - l3_b5_m
947
+ out_branch:
948
+ - l3_b5_m
949
+ args:
950
+ dim: 2
951
+ in_channels: 256
952
+ out_channels: 256
953
+ kernel_size: 3
954
+ stride: 1
955
+ padding: 1
956
+ bias: false
957
+ - name: l3_b5_bn2
958
+ type: BatchNorm
959
+ in_branch:
960
+ - l3_b5_m
961
+ out_branch:
962
+ - l3_b5_m
963
+ args:
964
+ dim: 2
965
+ num_features: 256
966
+ - name: l3_b5_add
967
+ type: Add
968
+ in_branch:
969
+ - l3_b5_m
970
+ - l3_4
971
+ out_branch:
972
+ - l3_b5_m
973
+ args: {}
974
+ - name: l3_b5_relu2
975
+ type: ReLU
976
+ in_branch:
977
+ - l3_b5_m
978
+ out_branch:
979
+ - e_l3
980
+ args: {}
981
+ - name: l4_b0_conv1
982
+ type: Conv
983
+ in_branch:
984
+ - e_l3
985
+ out_branch:
986
+ - l4_b0_m
987
+ args:
988
+ dim: 2
989
+ in_channels: 256
990
+ out_channels: 512
991
+ kernel_size: 3
992
+ stride: 2
993
+ padding: 1
994
+ bias: false
995
+ - name: l4_b0_bn1
996
+ type: BatchNorm
997
+ in_branch:
998
+ - l4_b0_m
999
+ out_branch:
1000
+ - l4_b0_m
1001
+ args:
1002
+ dim: 2
1003
+ num_features: 512
1004
+ - name: l4_b0_relu1
1005
+ type: ReLU
1006
+ in_branch:
1007
+ - l4_b0_m
1008
+ out_branch:
1009
+ - l4_b0_m
1010
+ args: {}
1011
+ - name: l4_b0_conv2
1012
+ type: Conv
1013
+ in_branch:
1014
+ - l4_b0_m
1015
+ out_branch:
1016
+ - l4_b0_m
1017
+ args:
1018
+ dim: 2
1019
+ in_channels: 512
1020
+ out_channels: 512
1021
+ kernel_size: 3
1022
+ stride: 1
1023
+ padding: 1
1024
+ bias: false
1025
+ - name: l4_b0_bn2
1026
+ type: BatchNorm
1027
+ in_branch:
1028
+ - l4_b0_m
1029
+ out_branch:
1030
+ - l4_b0_m
1031
+ args:
1032
+ dim: 2
1033
+ num_features: 512
1034
+ - name: l4_b0_dsconv
1035
+ type: Conv
1036
+ in_branch:
1037
+ - e_l3
1038
+ out_branch:
1039
+ - l4_b0_s
1040
+ args:
1041
+ dim: 2
1042
+ in_channels: 256
1043
+ out_channels: 512
1044
+ kernel_size: 1
1045
+ stride: 2
1046
+ padding: 0
1047
+ bias: false
1048
+ - name: l4_b0_dsbn
1049
+ type: BatchNorm
1050
+ in_branch:
1051
+ - l4_b0_s
1052
+ out_branch:
1053
+ - l4_b0_s
1054
+ args:
1055
+ dim: 2
1056
+ num_features: 512
1057
+ - name: l4_b0_add
1058
+ type: Add
1059
+ in_branch:
1060
+ - l4_b0_m
1061
+ - l4_b0_s
1062
+ out_branch:
1063
+ - l4_b0_m
1064
+ args: {}
1065
+ - name: l4_b0_relu2
1066
+ type: ReLU
1067
+ in_branch:
1068
+ - l4_b0_m
1069
+ out_branch:
1070
+ - l4_0
1071
+ args: {}
1072
+ - name: l4_b1_conv1
1073
+ type: Conv
1074
+ in_branch:
1075
+ - l4_0
1076
+ out_branch:
1077
+ - l4_b1_m
1078
+ args:
1079
+ dim: 2
1080
+ in_channels: 512
1081
+ out_channels: 512
1082
+ kernel_size: 3
1083
+ stride: 1
1084
+ padding: 1
1085
+ bias: false
1086
+ - name: l4_b1_bn1
1087
+ type: BatchNorm
1088
+ in_branch:
1089
+ - l4_b1_m
1090
+ out_branch:
1091
+ - l4_b1_m
1092
+ args:
1093
+ dim: 2
1094
+ num_features: 512
1095
+ - name: l4_b1_relu1
1096
+ type: ReLU
1097
+ in_branch:
1098
+ - l4_b1_m
1099
+ out_branch:
1100
+ - l4_b1_m
1101
+ args: {}
1102
+ - name: l4_b1_conv2
1103
+ type: Conv
1104
+ in_branch:
1105
+ - l4_b1_m
1106
+ out_branch:
1107
+ - l4_b1_m
1108
+ args:
1109
+ dim: 2
1110
+ in_channels: 512
1111
+ out_channels: 512
1112
+ kernel_size: 3
1113
+ stride: 1
1114
+ padding: 1
1115
+ bias: false
1116
+ - name: l4_b1_bn2
1117
+ type: BatchNorm
1118
+ in_branch:
1119
+ - l4_b1_m
1120
+ out_branch:
1121
+ - l4_b1_m
1122
+ args:
1123
+ dim: 2
1124
+ num_features: 512
1125
+ - name: l4_b1_add
1126
+ type: Add
1127
+ in_branch:
1128
+ - l4_b1_m
1129
+ - l4_0
1130
+ out_branch:
1131
+ - l4_b1_m
1132
+ args: {}
1133
+ - name: l4_b1_relu2
1134
+ type: ReLU
1135
+ in_branch:
1136
+ - l4_b1_m
1137
+ out_branch:
1138
+ - l4_1
1139
+ args: {}
1140
+ - name: l4_b2_conv1
1141
+ type: Conv
1142
+ in_branch:
1143
+ - l4_1
1144
+ out_branch:
1145
+ - l4_b2_m
1146
+ args:
1147
+ dim: 2
1148
+ in_channels: 512
1149
+ out_channels: 512
1150
+ kernel_size: 3
1151
+ stride: 1
1152
+ padding: 1
1153
+ bias: false
1154
+ - name: l4_b2_bn1
1155
+ type: BatchNorm
1156
+ in_branch:
1157
+ - l4_b2_m
1158
+ out_branch:
1159
+ - l4_b2_m
1160
+ args:
1161
+ dim: 2
1162
+ num_features: 512
1163
+ - name: l4_b2_relu1
1164
+ type: ReLU
1165
+ in_branch:
1166
+ - l4_b2_m
1167
+ out_branch:
1168
+ - l4_b2_m
1169
+ args: {}
1170
+ - name: l4_b2_conv2
1171
+ type: Conv
1172
+ in_branch:
1173
+ - l4_b2_m
1174
+ out_branch:
1175
+ - l4_b2_m
1176
+ args:
1177
+ dim: 2
1178
+ in_channels: 512
1179
+ out_channels: 512
1180
+ kernel_size: 3
1181
+ stride: 1
1182
+ padding: 1
1183
+ bias: false
1184
+ - name: l4_b2_bn2
1185
+ type: BatchNorm
1186
+ in_branch:
1187
+ - l4_b2_m
1188
+ out_branch:
1189
+ - l4_b2_m
1190
+ args:
1191
+ dim: 2
1192
+ num_features: 512
1193
+ - name: l4_b2_add
1194
+ type: Add
1195
+ in_branch:
1196
+ - l4_b2_m
1197
+ - l4_1
1198
+ out_branch:
1199
+ - l4_b2_m
1200
+ args: {}
1201
+ - name: l4_b2_relu2
1202
+ type: ReLU
1203
+ in_branch:
1204
+ - l4_b2_m
1205
+ out_branch:
1206
+ - e_l4
1207
+ args: {}
1208
+ - name: x00_up
1209
+ type: Upsample
1210
+ in_branch:
1211
+ - e_l4
1212
+ out_branch:
1213
+ - x00_up
1214
+ args:
1215
+ scale_factor: 2.0
1216
+ mode: nearest
1217
+ - name: x00_cat
1218
+ type: Concat
1219
+ in_branch:
1220
+ - x00_up
1221
+ - e_l3
1222
+ out_branch:
1223
+ - x00_c
1224
+ args: {}
1225
+ - name: x00_conv1
1226
+ type: Conv
1227
+ in_branch:
1228
+ - x00_c
1229
+ out_branch:
1230
+ - x00_m
1231
+ args:
1232
+ dim: 2
1233
+ in_channels: 768
1234
+ out_channels: 256
1235
+ kernel_size: 3
1236
+ stride: 1
1237
+ padding: 1
1238
+ bias: false
1239
+ - name: x00_bn1
1240
+ type: BatchNorm
1241
+ in_branch:
1242
+ - x00_m
1243
+ out_branch:
1244
+ - x00_m
1245
+ args:
1246
+ dim: 2
1247
+ num_features: 256
1248
+ - name: x00_relu1
1249
+ type: ReLU
1250
+ in_branch:
1251
+ - x00_m
1252
+ out_branch:
1253
+ - x00_m
1254
+ args: {}
1255
+ - name: x00_conv2
1256
+ type: Conv
1257
+ in_branch:
1258
+ - x00_m
1259
+ out_branch:
1260
+ - x00_m
1261
+ args:
1262
+ dim: 2
1263
+ in_channels: 256
1264
+ out_channels: 256
1265
+ kernel_size: 3
1266
+ stride: 1
1267
+ padding: 1
1268
+ bias: false
1269
+ - name: x00_bn2
1270
+ type: BatchNorm
1271
+ in_branch:
1272
+ - x00_m
1273
+ out_branch:
1274
+ - x00_m
1275
+ args:
1276
+ dim: 2
1277
+ num_features: 256
1278
+ - name: x00_relu2
1279
+ type: ReLU
1280
+ in_branch:
1281
+ - x00_m
1282
+ out_branch:
1283
+ - x00
1284
+ args: {}
1285
+ - name: x11_up
1286
+ type: Upsample
1287
+ in_branch:
1288
+ - e_l3
1289
+ out_branch:
1290
+ - x11_up
1291
+ args:
1292
+ scale_factor: 2.0
1293
+ mode: nearest
1294
+ - name: x11_cat
1295
+ type: Concat
1296
+ in_branch:
1297
+ - x11_up
1298
+ - e_l2
1299
+ out_branch:
1300
+ - x11_c
1301
+ args: {}
1302
+ - name: x11_conv1
1303
+ type: Conv
1304
+ in_branch:
1305
+ - x11_c
1306
+ out_branch:
1307
+ - x11_m
1308
+ args:
1309
+ dim: 2
1310
+ in_channels: 384
1311
+ out_channels: 128
1312
+ kernel_size: 3
1313
+ stride: 1
1314
+ padding: 1
1315
+ bias: false
1316
+ - name: x11_bn1
1317
+ type: BatchNorm
1318
+ in_branch:
1319
+ - x11_m
1320
+ out_branch:
1321
+ - x11_m
1322
+ args:
1323
+ dim: 2
1324
+ num_features: 128
1325
+ - name: x11_relu1
1326
+ type: ReLU
1327
+ in_branch:
1328
+ - x11_m
1329
+ out_branch:
1330
+ - x11_m
1331
+ args: {}
1332
+ - name: x11_conv2
1333
+ type: Conv
1334
+ in_branch:
1335
+ - x11_m
1336
+ out_branch:
1337
+ - x11_m
1338
+ args:
1339
+ dim: 2
1340
+ in_channels: 128
1341
+ out_channels: 128
1342
+ kernel_size: 3
1343
+ stride: 1
1344
+ padding: 1
1345
+ bias: false
1346
+ - name: x11_bn2
1347
+ type: BatchNorm
1348
+ in_branch:
1349
+ - x11_m
1350
+ out_branch:
1351
+ - x11_m
1352
+ args:
1353
+ dim: 2
1354
+ num_features: 128
1355
+ - name: x11_relu2
1356
+ type: ReLU
1357
+ in_branch:
1358
+ - x11_m
1359
+ out_branch:
1360
+ - x11
1361
+ args: {}
1362
+ - name: x22_up
1363
+ type: Upsample
1364
+ in_branch:
1365
+ - e_l2
1366
+ out_branch:
1367
+ - x22_up
1368
+ args:
1369
+ scale_factor: 2.0
1370
+ mode: nearest
1371
+ - name: x22_cat
1372
+ type: Concat
1373
+ in_branch:
1374
+ - x22_up
1375
+ - e_l1
1376
+ out_branch:
1377
+ - x22_c
1378
+ args: {}
1379
+ - name: x22_conv1
1380
+ type: Conv
1381
+ in_branch:
1382
+ - x22_c
1383
+ out_branch:
1384
+ - x22_m
1385
+ args:
1386
+ dim: 2
1387
+ in_channels: 192
1388
+ out_channels: 64
1389
+ kernel_size: 3
1390
+ stride: 1
1391
+ padding: 1
1392
+ bias: false
1393
+ - name: x22_bn1
1394
+ type: BatchNorm
1395
+ in_branch:
1396
+ - x22_m
1397
+ out_branch:
1398
+ - x22_m
1399
+ args:
1400
+ dim: 2
1401
+ num_features: 64
1402
+ - name: x22_relu1
1403
+ type: ReLU
1404
+ in_branch:
1405
+ - x22_m
1406
+ out_branch:
1407
+ - x22_m
1408
+ args: {}
1409
+ - name: x22_conv2
1410
+ type: Conv
1411
+ in_branch:
1412
+ - x22_m
1413
+ out_branch:
1414
+ - x22_m
1415
+ args:
1416
+ dim: 2
1417
+ in_channels: 64
1418
+ out_channels: 64
1419
+ kernel_size: 3
1420
+ stride: 1
1421
+ padding: 1
1422
+ bias: false
1423
+ - name: x22_bn2
1424
+ type: BatchNorm
1425
+ in_branch:
1426
+ - x22_m
1427
+ out_branch:
1428
+ - x22_m
1429
+ args:
1430
+ dim: 2
1431
+ num_features: 64
1432
+ - name: x22_relu2
1433
+ type: ReLU
1434
+ in_branch:
1435
+ - x22_m
1436
+ out_branch:
1437
+ - x22
1438
+ args: {}
1439
+ - name: x33_up
1440
+ type: Upsample
1441
+ in_branch:
1442
+ - e_l1
1443
+ out_branch:
1444
+ - x33_up
1445
+ args:
1446
+ scale_factor: 2.0
1447
+ mode: nearest
1448
+ - name: x33_cat
1449
+ type: Concat
1450
+ in_branch:
1451
+ - x33_up
1452
+ - e_c1
1453
+ out_branch:
1454
+ - x33_c
1455
+ args: {}
1456
+ - name: x33_conv1
1457
+ type: Conv
1458
+ in_branch:
1459
+ - x33_c
1460
+ out_branch:
1461
+ - x33_m
1462
+ args:
1463
+ dim: 2
1464
+ in_channels: 128
1465
+ out_channels: 64
1466
+ kernel_size: 3
1467
+ stride: 1
1468
+ padding: 1
1469
+ bias: false
1470
+ - name: x33_bn1
1471
+ type: BatchNorm
1472
+ in_branch:
1473
+ - x33_m
1474
+ out_branch:
1475
+ - x33_m
1476
+ args:
1477
+ dim: 2
1478
+ num_features: 64
1479
+ - name: x33_relu1
1480
+ type: ReLU
1481
+ in_branch:
1482
+ - x33_m
1483
+ out_branch:
1484
+ - x33_m
1485
+ args: {}
1486
+ - name: x33_conv2
1487
+ type: Conv
1488
+ in_branch:
1489
+ - x33_m
1490
+ out_branch:
1491
+ - x33_m
1492
+ args:
1493
+ dim: 2
1494
+ in_channels: 64
1495
+ out_channels: 64
1496
+ kernel_size: 3
1497
+ stride: 1
1498
+ padding: 1
1499
+ bias: false
1500
+ - name: x33_bn2
1501
+ type: BatchNorm
1502
+ in_branch:
1503
+ - x33_m
1504
+ out_branch:
1505
+ - x33_m
1506
+ args:
1507
+ dim: 2
1508
+ num_features: 64
1509
+ - name: x33_relu2
1510
+ type: ReLU
1511
+ in_branch:
1512
+ - x33_m
1513
+ out_branch:
1514
+ - x33
1515
+ args: {}
1516
+ - name: x01_up
1517
+ type: Upsample
1518
+ in_branch:
1519
+ - x00
1520
+ out_branch:
1521
+ - x01_up
1522
+ args:
1523
+ scale_factor: 2.0
1524
+ mode: nearest
1525
+ - name: x01_cat
1526
+ type: Concat
1527
+ in_branch:
1528
+ - x01_up
1529
+ - x11
1530
+ - e_l2
1531
+ out_branch:
1532
+ - x01_c
1533
+ args: {}
1534
+ - name: x01_conv1
1535
+ type: Conv
1536
+ in_branch:
1537
+ - x01_c
1538
+ out_branch:
1539
+ - x01_m
1540
+ args:
1541
+ dim: 2
1542
+ in_channels: 512
1543
+ out_channels: 128
1544
+ kernel_size: 3
1545
+ stride: 1
1546
+ padding: 1
1547
+ bias: false
1548
+ - name: x01_bn1
1549
+ type: BatchNorm
1550
+ in_branch:
1551
+ - x01_m
1552
+ out_branch:
1553
+ - x01_m
1554
+ args:
1555
+ dim: 2
1556
+ num_features: 128
1557
+ - name: x01_relu1
1558
+ type: ReLU
1559
+ in_branch:
1560
+ - x01_m
1561
+ out_branch:
1562
+ - x01_m
1563
+ args: {}
1564
+ - name: x01_conv2
1565
+ type: Conv
1566
+ in_branch:
1567
+ - x01_m
1568
+ out_branch:
1569
+ - x01_m
1570
+ args:
1571
+ dim: 2
1572
+ in_channels: 128
1573
+ out_channels: 128
1574
+ kernel_size: 3
1575
+ stride: 1
1576
+ padding: 1
1577
+ bias: false
1578
+ - name: x01_bn2
1579
+ type: BatchNorm
1580
+ in_branch:
1581
+ - x01_m
1582
+ out_branch:
1583
+ - x01_m
1584
+ args:
1585
+ dim: 2
1586
+ num_features: 128
1587
+ - name: x01_relu2
1588
+ type: ReLU
1589
+ in_branch:
1590
+ - x01_m
1591
+ out_branch:
1592
+ - x01
1593
+ args: {}
1594
+ - name: x12_up
1595
+ type: Upsample
1596
+ in_branch:
1597
+ - x11
1598
+ out_branch:
1599
+ - x12_up
1600
+ args:
1601
+ scale_factor: 2.0
1602
+ mode: nearest
1603
+ - name: x12_cat
1604
+ type: Concat
1605
+ in_branch:
1606
+ - x12_up
1607
+ - x22
1608
+ - e_l1
1609
+ out_branch:
1610
+ - x12_c
1611
+ args: {}
1612
+ - name: x12_conv1
1613
+ type: Conv
1614
+ in_branch:
1615
+ - x12_c
1616
+ out_branch:
1617
+ - x12_m
1618
+ args:
1619
+ dim: 2
1620
+ in_channels: 256
1621
+ out_channels: 64
1622
+ kernel_size: 3
1623
+ stride: 1
1624
+ padding: 1
1625
+ bias: false
1626
+ - name: x12_bn1
1627
+ type: BatchNorm
1628
+ in_branch:
1629
+ - x12_m
1630
+ out_branch:
1631
+ - x12_m
1632
+ args:
1633
+ dim: 2
1634
+ num_features: 64
1635
+ - name: x12_relu1
1636
+ type: ReLU
1637
+ in_branch:
1638
+ - x12_m
1639
+ out_branch:
1640
+ - x12_m
1641
+ args: {}
1642
+ - name: x12_conv2
1643
+ type: Conv
1644
+ in_branch:
1645
+ - x12_m
1646
+ out_branch:
1647
+ - x12_m
1648
+ args:
1649
+ dim: 2
1650
+ in_channels: 64
1651
+ out_channels: 64
1652
+ kernel_size: 3
1653
+ stride: 1
1654
+ padding: 1
1655
+ bias: false
1656
+ - name: x12_bn2
1657
+ type: BatchNorm
1658
+ in_branch:
1659
+ - x12_m
1660
+ out_branch:
1661
+ - x12_m
1662
+ args:
1663
+ dim: 2
1664
+ num_features: 64
1665
+ - name: x12_relu2
1666
+ type: ReLU
1667
+ in_branch:
1668
+ - x12_m
1669
+ out_branch:
1670
+ - x12
1671
+ args: {}
1672
+ - name: x23_up
1673
+ type: Upsample
1674
+ in_branch:
1675
+ - x22
1676
+ out_branch:
1677
+ - x23_up
1678
+ args:
1679
+ scale_factor: 2.0
1680
+ mode: nearest
1681
+ - name: x23_cat
1682
+ type: Concat
1683
+ in_branch:
1684
+ - x23_up
1685
+ - x33
1686
+ - e_c1
1687
+ out_branch:
1688
+ - x23_c
1689
+ args: {}
1690
+ - name: x23_conv1
1691
+ type: Conv
1692
+ in_branch:
1693
+ - x23_c
1694
+ out_branch:
1695
+ - x23_m
1696
+ args:
1697
+ dim: 2
1698
+ in_channels: 192
1699
+ out_channels: 64
1700
+ kernel_size: 3
1701
+ stride: 1
1702
+ padding: 1
1703
+ bias: false
1704
+ - name: x23_bn1
1705
+ type: BatchNorm
1706
+ in_branch:
1707
+ - x23_m
1708
+ out_branch:
1709
+ - x23_m
1710
+ args:
1711
+ dim: 2
1712
+ num_features: 64
1713
+ - name: x23_relu1
1714
+ type: ReLU
1715
+ in_branch:
1716
+ - x23_m
1717
+ out_branch:
1718
+ - x23_m
1719
+ args: {}
1720
+ - name: x23_conv2
1721
+ type: Conv
1722
+ in_branch:
1723
+ - x23_m
1724
+ out_branch:
1725
+ - x23_m
1726
+ args:
1727
+ dim: 2
1728
+ in_channels: 64
1729
+ out_channels: 64
1730
+ kernel_size: 3
1731
+ stride: 1
1732
+ padding: 1
1733
+ bias: false
1734
+ - name: x23_bn2
1735
+ type: BatchNorm
1736
+ in_branch:
1737
+ - x23_m
1738
+ out_branch:
1739
+ - x23_m
1740
+ args:
1741
+ dim: 2
1742
+ num_features: 64
1743
+ - name: x23_relu2
1744
+ type: ReLU
1745
+ in_branch:
1746
+ - x23_m
1747
+ out_branch:
1748
+ - x23
1749
+ args: {}
1750
+ - name: x02_up
1751
+ type: Upsample
1752
+ in_branch:
1753
+ - x01
1754
+ out_branch:
1755
+ - x02_up
1756
+ args:
1757
+ scale_factor: 2.0
1758
+ mode: nearest
1759
+ - name: x02_cat
1760
+ type: Concat
1761
+ in_branch:
1762
+ - x02_up
1763
+ - x12
1764
+ - x22
1765
+ - e_l1
1766
+ out_branch:
1767
+ - x02_c
1768
+ args: {}
1769
+ - name: x02_conv1
1770
+ type: Conv
1771
+ in_branch:
1772
+ - x02_c
1773
+ out_branch:
1774
+ - x02_m
1775
+ args:
1776
+ dim: 2
1777
+ in_channels: 320
1778
+ out_channels: 64
1779
+ kernel_size: 3
1780
+ stride: 1
1781
+ padding: 1
1782
+ bias: false
1783
+ - name: x02_bn1
1784
+ type: BatchNorm
1785
+ in_branch:
1786
+ - x02_m
1787
+ out_branch:
1788
+ - x02_m
1789
+ args:
1790
+ dim: 2
1791
+ num_features: 64
1792
+ - name: x02_relu1
1793
+ type: ReLU
1794
+ in_branch:
1795
+ - x02_m
1796
+ out_branch:
1797
+ - x02_m
1798
+ args: {}
1799
+ - name: x02_conv2
1800
+ type: Conv
1801
+ in_branch:
1802
+ - x02_m
1803
+ out_branch:
1804
+ - x02_m
1805
+ args:
1806
+ dim: 2
1807
+ in_channels: 64
1808
+ out_channels: 64
1809
+ kernel_size: 3
1810
+ stride: 1
1811
+ padding: 1
1812
+ bias: false
1813
+ - name: x02_bn2
1814
+ type: BatchNorm
1815
+ in_branch:
1816
+ - x02_m
1817
+ out_branch:
1818
+ - x02_m
1819
+ args:
1820
+ dim: 2
1821
+ num_features: 64
1822
+ - name: x02_relu2
1823
+ type: ReLU
1824
+ in_branch:
1825
+ - x02_m
1826
+ out_branch:
1827
+ - x02
1828
+ args: {}
1829
+ - name: x13_up
1830
+ type: Upsample
1831
+ in_branch:
1832
+ - x12
1833
+ out_branch:
1834
+ - x13_up
1835
+ args:
1836
+ scale_factor: 2.0
1837
+ mode: nearest
1838
+ - name: x13_cat
1839
+ type: Concat
1840
+ in_branch:
1841
+ - x13_up
1842
+ - x23
1843
+ - x33
1844
+ - e_c1
1845
+ out_branch:
1846
+ - x13_c
1847
+ args: {}
1848
+ - name: x13_conv1
1849
+ type: Conv
1850
+ in_branch:
1851
+ - x13_c
1852
+ out_branch:
1853
+ - x13_m
1854
+ args:
1855
+ dim: 2
1856
+ in_channels: 256
1857
+ out_channels: 64
1858
+ kernel_size: 3
1859
+ stride: 1
1860
+ padding: 1
1861
+ bias: false
1862
+ - name: x13_bn1
1863
+ type: BatchNorm
1864
+ in_branch:
1865
+ - x13_m
1866
+ out_branch:
1867
+ - x13_m
1868
+ args:
1869
+ dim: 2
1870
+ num_features: 64
1871
+ - name: x13_relu1
1872
+ type: ReLU
1873
+ in_branch:
1874
+ - x13_m
1875
+ out_branch:
1876
+ - x13_m
1877
+ args: {}
1878
+ - name: x13_conv2
1879
+ type: Conv
1880
+ in_branch:
1881
+ - x13_m
1882
+ out_branch:
1883
+ - x13_m
1884
+ args:
1885
+ dim: 2
1886
+ in_channels: 64
1887
+ out_channels: 64
1888
+ kernel_size: 3
1889
+ stride: 1
1890
+ padding: 1
1891
+ bias: false
1892
+ - name: x13_bn2
1893
+ type: BatchNorm
1894
+ in_branch:
1895
+ - x13_m
1896
+ out_branch:
1897
+ - x13_m
1898
+ args:
1899
+ dim: 2
1900
+ num_features: 64
1901
+ - name: x13_relu2
1902
+ type: ReLU
1903
+ in_branch:
1904
+ - x13_m
1905
+ out_branch:
1906
+ - x13
1907
+ args: {}
1908
+ - name: x03_up
1909
+ type: Upsample
1910
+ in_branch:
1911
+ - x02
1912
+ out_branch:
1913
+ - x03_up
1914
+ args:
1915
+ scale_factor: 2.0
1916
+ mode: nearest
1917
+ - name: x03_cat
1918
+ type: Concat
1919
+ in_branch:
1920
+ - x03_up
1921
+ - x13
1922
+ - x23
1923
+ - x33
1924
+ - e_c1
1925
+ out_branch:
1926
+ - x03_c
1927
+ args: {}
1928
+ - name: x03_conv1
1929
+ type: Conv
1930
+ in_branch:
1931
+ - x03_c
1932
+ out_branch:
1933
+ - x03_m
1934
+ args:
1935
+ dim: 2
1936
+ in_channels: 320
1937
+ out_channels: 32
1938
+ kernel_size: 3
1939
+ stride: 1
1940
+ padding: 1
1941
+ bias: false
1942
+ - name: x03_bn1
1943
+ type: BatchNorm
1944
+ in_branch:
1945
+ - x03_m
1946
+ out_branch:
1947
+ - x03_m
1948
+ args:
1949
+ dim: 2
1950
+ num_features: 32
1951
+ - name: x03_relu1
1952
+ type: ReLU
1953
+ in_branch:
1954
+ - x03_m
1955
+ out_branch:
1956
+ - x03_m
1957
+ args: {}
1958
+ - name: x03_conv2
1959
+ type: Conv
1960
+ in_branch:
1961
+ - x03_m
1962
+ out_branch:
1963
+ - x03_m
1964
+ args:
1965
+ dim: 2
1966
+ in_channels: 32
1967
+ out_channels: 32
1968
+ kernel_size: 3
1969
+ stride: 1
1970
+ padding: 1
1971
+ bias: false
1972
+ - name: x03_bn2
1973
+ type: BatchNorm
1974
+ in_branch:
1975
+ - x03_m
1976
+ out_branch:
1977
+ - x03_m
1978
+ args:
1979
+ dim: 2
1980
+ num_features: 32
1981
+ - name: x03_relu2
1982
+ type: ReLU
1983
+ in_branch:
1984
+ - x03_m
1985
+ out_branch:
1986
+ - x03
1987
+ args: {}
1988
+ - name: x04_up
1989
+ type: Upsample
1990
+ in_branch:
1991
+ - x03
1992
+ out_branch:
1993
+ - x04_up
1994
+ args:
1995
+ scale_factor: 2.0
1996
+ mode: nearest
1997
+ - name: x04_conv1
1998
+ type: Conv
1999
+ in_branch:
2000
+ - x04_up
2001
+ out_branch:
2002
+ - x04_m
2003
+ args:
2004
+ dim: 2
2005
+ in_channels: 32
2006
+ out_channels: 16
2007
+ kernel_size: 3
2008
+ stride: 1
2009
+ padding: 1
2010
+ bias: false
2011
+ - name: x04_bn1
2012
+ type: BatchNorm
2013
+ in_branch:
2014
+ - x04_m
2015
+ out_branch:
2016
+ - x04_m
2017
+ args:
2018
+ dim: 2
2019
+ num_features: 16
2020
+ - name: x04_relu1
2021
+ type: ReLU
2022
+ in_branch:
2023
+ - x04_m
2024
+ out_branch:
2025
+ - x04_m
2026
+ args: {}
2027
+ - name: x04_conv2
2028
+ type: Conv
2029
+ in_branch:
2030
+ - x04_m
2031
+ out_branch:
2032
+ - x04_m
2033
+ args:
2034
+ dim: 2
2035
+ in_channels: 16
2036
+ out_channels: 16
2037
+ kernel_size: 3
2038
+ stride: 1
2039
+ padding: 1
2040
+ bias: false
2041
+ - name: x04_bn2
2042
+ type: BatchNorm
2043
+ in_branch:
2044
+ - x04_m
2045
+ out_branch:
2046
+ - x04_m
2047
+ args:
2048
+ dim: 2
2049
+ num_features: 16
2050
+ - name: x04_relu2
2051
+ type: ReLU
2052
+ in_branch:
2053
+ - x04_m
2054
+ out_branch:
2055
+ - x04
2056
+ args: {}
2057
+ - name: seg_conv
2058
+ type: Conv
2059
+ in_branch:
2060
+ - x04
2061
+ out_branch:
2062
+ - seg
2063
+ args:
2064
+ dim: 2
2065
+ in_channels: 16
2066
+ out_channels: 1
2067
+ kernel_size: 3
2068
+ stride: 1
2069
+ padding: 1
2070
+ bias: true
2071
+ - name: Head_Tanh
2072
+ type: Tanh
2073
+ in_branch:
2074
+ - seg
2075
+ out_branch:
2076
+ - -1
2077
+ args: {}