Commit History

Correct LoRA rank in card: r=64, alpha=128 (was a fleet-wide r=64 assumption)
ace05b4
verified

VextLabs commited on

Correct base line in NOTICE: -> JUWEL Beryl (80L)
43157f9
verified

VextLabs commited on

Correct base to juwel-beryl (80L); drop false padding claim; fix load class
77695ca
verified

VextLabs commited on

Fix base_model_name_or_path: dead local path -> juwel-beryl (80L)
6fa122f
verified

VextLabs commited on

model card
05eecc7
verified

VextLabs commited on

weights: adapter_model.safetensors
7f8bcda
verified

VextLabs commited on

weights: adapter_config.json
92c898c
verified

VextLabs commited on

NOTICE
0f2cbc5
verified

VextLabs commited on

model card
38a93fb
verified

VextLabs commited on

model card
017645c
verified

VextLabs commited on

USE_POLICY.md
1c33d3d
verified

VextLabs commited on

NOTICE
93ff07d
verified

VextLabs commited on

license
2f472b6
verified

VextLabs commited on

model card
9b21971
verified

VextLabs commited on

initial commit
12e054f
verified

VextLabs commited on