faxenoff commited on
Commit
0dc77e0
Β·
verified Β·
1 Parent(s): 2975196

raw float weights: model.safetensors + config.json, exported from the shipped model.onnx

Browse files
Files changed (3) hide show
  1. README.md +8 -2
  2. config.json +14 -1
  3. model.safetensors +3 -0
README.md CHANGED
@@ -467,9 +467,15 @@ codesearchnet python 68.30 β†’ 68.32.
467
  - **`model.onnx`** β€” the FP32 twin of the same weights, for lanes that cannot read Q/DQ and for
468
  fine-tuning. Derived from the file above by dropping its Q/DQ pairs, so the weights are
469
  identical β€” the 0.98 cosine between them is the quantization, not a different model.
 
 
 
 
 
 
470
  - **`sentencepiece.bpe.model`** β€” the tokenizer. Raw-SP ids: pad=0, unk=1, bos=2, eos=3. Its
471
  22,739 pieces match the embedding table row for row.
472
- - **`tokenizer_config.json`**, **`config.json`** β€” HF-side metadata.
473
 
474
  **Prebuilt engines**, uploaded progressively per architecture:
475
 
@@ -478,7 +484,7 @@ TensorRT …-{s,m,l,xl}_{win_x64,linux_x64}_trt11.0_sm_{75,80,86,89,120}.engi
478
  …-{s,m,l,xl}_linux_x64_trt11.0_sm_90.engine
479
  OpenVINO …-{s,m,l,xl}_ov2026.4_{cpu_int8,igpu_lnl_int8,npu_int4}_b*_s*.{xml,bin}
480
  TVM Vulkan …_{win_x64,linux_x64}_tvm0.25_vulkan.{dll,so}
481
- MLX (Apple) model_gpu_mlx0.22/
482
  ```
483
 
484
  `sm_90` (H100 / H200) is Linux-only. An INT4 IR for discrete Intel Arc (`igpu_arc_int4`) is
 
467
  - **`model.onnx`** β€” the FP32 twin of the same weights, for lanes that cannot read Q/DQ and for
468
  fine-tuning. Derived from the file above by dropping its Q/DQ pairs, so the weights are
469
  identical β€” the 0.98 cosine between them is the quantization, not a different model.
470
+ - **`model.safetensors`** + **`config.json`** β€” the same float weights under transformers names,
471
+ exported from `model.onnx` and checked against it (max |Ξ”| 3e-7 on the pooled vector).
472
+ `AutoModel` loads the encoder (`XLMRobertaModel`); the trained projection `proj.weight` is
473
+ not part of that class, so apply it yourself: mean-pool over the attention mask β†’ `proj` β†’
474
+ L2. `config.json` β†’ `ultracode` spells the head out. This pair is also what the Apple (MLX)
475
+ build is prepared from.
476
  - **`sentencepiece.bpe.model`** β€” the tokenizer. Raw-SP ids: pad=0, unk=1, bos=2, eos=3. Its
477
  22,739 pieces match the embedding table row for row.
478
+ - **`tokenizer_config.json`** β€” HF-side metadata.
479
 
480
  **Prebuilt engines**, uploaded progressively per architecture:
481
 
 
484
  …-{s,m,l,xl}_linux_x64_trt11.0_sm_90.engine
485
  OpenVINO …-{s,m,l,xl}_ov2026.4_{cpu_int8,igpu_lnl_int8,npu_int4}_b*_s*.{xml,bin}
486
  TVM Vulkan …_{win_x64,linux_x64}_tvm0.25_vulkan.{dll,so}
487
+ MLX (Apple) model_gpu_mlx0.32/
488
  ```
489
 
490
  `sm_90` (H100 / H200) is Linux-only. An INT4 IR for discrete Intel Arc (`igpu_arc_int4`) is
config.json CHANGED
@@ -20,5 +20,18 @@
20
  "transformers_version": "5.1.0",
21
  "type_vocab_size": 1,
22
  "use_cache": true,
23
- "vocab_size": 22739
 
 
 
 
 
 
 
 
 
 
 
 
 
24
  }
 
20
  "transformers_version": "5.1.0",
21
  "type_vocab_size": 1,
22
  "use_cache": true,
23
+ "vocab_size": 22739,
24
+ "architectures": [
25
+ "XLMRobertaModel"
26
+ ],
27
+ "ultracode": {
28
+ "format": "raw-safetensors/1",
29
+ "exported_from": "model.onnx",
30
+ "onnx_sha256": "57bcfc6aed11ea239d01f2b124f2f948456f2284ad6e2c4744452509c9c25ca9",
31
+ "head": "mean_proj_l2",
32
+ "position_ids": "roberta",
33
+ "pooling": "mean over attention_mask",
34
+ "projection": "proj.weight, applied after pooling",
35
+ "normalize": "l2"
36
+ }
37
  }
model.safetensors ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:704f15d3ddddac9cfbc0b5c84ec387ef36593dd24c466f4184452b15d5253dc0
3
+ size 187215600