faxenoff commited on
Commit
bd32fcc
·
verified ·
1 Parent(s): 3857990

replace with the locally built v1: 15 added/updated, 24 superseded removed

Browse files
Files changed (28) hide show
  1. .gitattributes +6 -0
  2. README.md +89 -32
  3. code-daemon-relation-v1-l_ov2026.3_cpu_fp16_b16_s256.bin → code-daemon-relation-v1-l_ov2026.4_cpu_fp16_b16_s256.bin +0 -0
  4. code-daemon-relation-v1-l_ov2026.3_cpu_fp16_b16_s256.xml → code-daemon-relation-v1-l_ov2026.4_cpu_fp16_b16_s256.xml +1 -1
  5. code-daemon-relation-v1-l_ov2026.3_igpu_fp16_b16_s256.bin → code-daemon-relation-v1-l_ov2026.4_igpu_fp16_b16_s256.bin +0 -0
  6. code-daemon-relation-v1-l_ov2026.3_igpu_fp16_b16_s256.xml → code-daemon-relation-v1-l_ov2026.4_igpu_fp16_b16_s256.xml +1 -1
  7. code-daemon-relation-v1-m_ov2026.3_cpu_fp16_b16_s128.bin → code-daemon-relation-v1-m_ov2026.4_cpu_fp16_b16_s128.bin +0 -0
  8. code-daemon-relation-v1-m_ov2026.3_cpu_fp16_b16_s128.xml → code-daemon-relation-v1-m_ov2026.4_cpu_fp16_b16_s128.xml +1 -1
  9. code-daemon-relation-v1-m_ov2026.3_igpu_fp16_b16_s128.bin → code-daemon-relation-v1-m_ov2026.4_igpu_fp16_b16_s128.bin +0 -0
  10. code-daemon-relation-v1-m_ov2026.3_igpu_fp16_b16_s128.xml → code-daemon-relation-v1-m_ov2026.4_igpu_fp16_b16_s128.xml +1 -1
  11. code-daemon-relation-v1-s_ov2026.3_cpu_fp16_b16_s64.bin → code-daemon-relation-v1-s_ov2026.4_cpu_fp16_b16_s64.bin +0 -0
  12. code-daemon-relation-v1-s_ov2026.3_cpu_fp16_b16_s64.xml → code-daemon-relation-v1-s_ov2026.4_cpu_fp16_b16_s64.xml +1 -1
  13. code-daemon-relation-v1-s_ov2026.3_igpu_fp16_b16_s64.bin → code-daemon-relation-v1-s_ov2026.4_igpu_fp16_b16_s64.bin +0 -0
  14. code-daemon-relation-v1-s_ov2026.3_igpu_fp16_b16_s64.xml → code-daemon-relation-v1-s_ov2026.4_igpu_fp16_b16_s64.xml +1 -1
  15. code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_120.engine +0 -3
  16. code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_75.engine +0 -3
  17. code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_86.engine +0 -3
  18. code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_89.engine +0 -3
  19. code-daemon-relation-v1-xl_ov2026.3_cpu_fp16_b16_s320.bin +0 -3
  20. code-daemon-relation-v1-xl_ov2026.3_cpu_fp16_b16_s320.xml +0 -0
  21. code-daemon-relation-v1-xl_ov2026.3_igpu_fp16_b16_s320.bin +0 -3
  22. code-daemon-relation-v1-xl_ov2026.3_igpu_fp16_b16_s320.xml +0 -0
  23. code-daemon-relation-v1-xl_win_x64_trt11.0_sm_120.engine +0 -3
  24. code-daemon-relation-v1-xl_win_x64_trt11.0_sm_75.engine +0 -3
  25. code-daemon-relation-v1-xl_win_x64_trt11.0_sm_86.engine +0 -3
  26. code-daemon-relation-v1-xl_win_x64_trt11.0_sm_89.engine +0 -3
  27. manifest.json +2 -2
  28. model_gpu_mlx0.22/config.json +45 -50
.gitattributes CHANGED
@@ -33,3 +33,9 @@ code-daemon-relation-v1-s_win_x64_trt11.0_sm_80.engine filter=lfs diff=lfs merge
33
  code-daemon-relation-v1-l_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
34
  code-daemon-relation-v1-m_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
35
  code-daemon-relation-v1-s_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
 
 
 
 
 
 
 
33
  code-daemon-relation-v1-l_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
34
  code-daemon-relation-v1-m_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
35
  code-daemon-relation-v1-s_linux_x64_trt11.0_sm_90.engine filter=lfs diff=lfs merge=lfs -text
36
+ code-daemon-relation-v1-l_ov2026.4_cpu_fp16_b16_s256.bin filter=lfs diff=lfs merge=lfs -text
37
+ code-daemon-relation-v1-l_ov2026.4_igpu_fp16_b16_s256.bin filter=lfs diff=lfs merge=lfs -text
38
+ code-daemon-relation-v1-m_ov2026.4_cpu_fp16_b16_s128.bin filter=lfs diff=lfs merge=lfs -text
39
+ code-daemon-relation-v1-m_ov2026.4_igpu_fp16_b16_s128.bin filter=lfs diff=lfs merge=lfs -text
40
+ code-daemon-relation-v1-s_ov2026.4_cpu_fp16_b16_s64.bin filter=lfs diff=lfs merge=lfs -text
41
+ code-daemon-relation-v1-s_ov2026.4_igpu_fp16_b16_s64.bin filter=lfs diff=lfs merge=lfs -text
README.md CHANGED
@@ -42,9 +42,9 @@ class 0 is an explicit **abstain**, and a softmax threshold drops the rest of th
42
 
43
  | idx | label | meaning |
44
  |--:|---|---|
45
- | 0 | `NO_RELATION` | the two co-occur but are not related — **abstain** |
46
- | 1 | `semantically_similar_to` | near-duplicate purpose, or the same goal by a different mechanism |
47
- | 2 | `invalidates_with` | one supersedes, replaces or contradicts the other |
48
  | 3 | `depends_on` | one requires or configures the other |
49
 
50
  The taxonomy is deliberately **coarse**. An earlier 8-way version split these into near-synonym pairs
@@ -62,16 +62,13 @@ per-class maximum sags while "something is here" stays high.
62
 
63
  ## 2. Architecture
64
 
65
- | | |
66
- |---|---|
67
- | Warm-start | [`cross-encoder/mmarco-mMiniLMv2-L12-H384-v1`](https://huggingface.co/cross-encoder/mmarco-mMiniLMv2-L12-H384-v1) |
68
- | Encoder | XLM-RoBERTa, **12 layers / 384 hidden / 12 heads**, FFN 1536 |
69
- | Vocabulary | **250 006** SentencePiece pieces = 250 002 XLM-R + 4 marker tokens |
70
- | Markers | `[E1]` `[/E1]` `[E2]` `[/E2]` (ids 250002–250005) |
71
- | Sequence | **256 tokens** on the shipped engines (64 / 128 / 320 also provided) |
72
- | Inputs | `input_ids`, `attention_mask` — **no `token_type_ids`** |
73
- | Output | `logits[batch, 4]` |
74
- | Parameters | **~117M**, of which 96M is the multilingual embedding table |
75
 
76
  ### Entity-marker pooling, not `[CLS]`
77
 
@@ -105,12 +102,16 @@ sequence budget is not a hard case, it is an unanswerable one.
105
 
106
  Measured on one laptop: Intel Core Ultra 9 275HX / NVIDIA RTX 5060 Laptop.
107
 
108
- | lane | batch × seq | per batch | throughput | per pair |
109
- |---|---|--:|--:|--:|
110
- | **TensorRT FP16, RTX 5060 Laptop** | 16 × 256 | **5.44 ms** | **2 942 pairs/s** | 0.34 ms |
111
- | **OpenVINO FP16, iGPU** (OV 2026.3) | 16 × 256 | **143 ms** | **111 pairs/s** | 8.96 ms |
112
- | OpenVINO FP16, CPU (OV 2026.3) | 16 × 256 | 366 ms | 44 pairs/s | 22.9 ms |
113
- | ONNX Runtime FP32, CPU | 16 × 256 | 380 ms | 42 pairs/s | 23.7 ms |
 
 
 
 
114
 
115
  Per bucket, OpenVINO 2026.3 on the same laptop (pairs/s, solo):
116
 
@@ -119,7 +120,6 @@ Per bucket, OpenVINO 2026.3 on the same laptop (pairs/s, solo):
119
  | s | 16 × 64 | 159 | **508** |
120
  | m | 16 × 128 | 85 | **245** |
121
  | l | 16 × 256 | 44 | **111** |
122
- | xl | 16 × 320 | 34 | **85** |
123
 
124
  The integrated GPU is ~2.6× the CPU on every bucket, so on a host without a discrete card the
125
  iGPU lane is the one to route relation extraction to. Both devices at once give ~87 % of the sum
@@ -129,7 +129,7 @@ The GPU lane is ~67× the CPU lane, which is the point: relation extraction over
129
  of thousands of candidate pairs, and only the compiled-engine path makes that a background task
130
  rather than a batch job.
131
 
132
- Four **length buckets** ship — seq 64 / 128 / 256 / 320 at batch 16. Attention is quadratic in
133
  sequence length, so routing short passages to a short engine is worth taking when your pairs vary in
134
  length. Padding is attention-masked, so a pair produces the same logits from any bucket that fits it.
135
 
@@ -138,10 +138,10 @@ length. Padding is attention-masked, so a pair produces the same logits from any
138
  The table above is a per-batch micro-benchmark. Sweeping a real corpus batches far wider, which
139
  changes what the bottleneck is:
140
 
141
- | | measured |
142
  |---|--:|
143
- | GPU inference, 267 pairs per call at seq 256 | **5.87 ms** → ~45 000 pairs/s |
144
- | End-to-end incl. tokenisation (12 CPU threads, overlapped) | **~2 500 pairs/s** |
145
  | Relations written, 3 043 chunks | 15 175 in 15.3 s → **994/s** |
146
  | Relations written, 4 975 chunks | 31 696 in 45.0 s → **704/s** |
147
 
@@ -151,13 +151,31 @@ what the length buckets are there to keep down.
151
 
152
  ---
153
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
154
  ## 5. Standalone use
155
 
156
  ```python
157
  import numpy as np, onnxruntime as ort
158
  from transformers import AutoTokenizer
159
 
160
- LABELS = ["NO_RELATION", "semantically_similar_to", "invalidates_with", "depends_on"]
161
 
162
  tok = AutoTokenizer.from_pretrained(".") # includes the [E1]/[E2] marker tokens
163
  sess = ort.InferenceSession("model.onnx", providers=["CPUExecutionProvider"])
@@ -174,7 +192,7 @@ def classify(marked_text, max_len=256, tau=0.7):
174
  return (LABELS[i], float(p[i])) if i else ("NO_RELATION", float(p[0]))
175
 
176
  classify("The [E1]FAISS[/E1] index was replaced by the [E2]native IVF[/E2] backend.")
177
- # -> ('invalidates_with', 0.7x)
178
  ```
179
 
180
  Both entities must appear **inside one passage**, marked in place. The model reads context, so a bare
@@ -193,6 +211,45 @@ class plus the `tau` gate exist because the useful operating point is *high-prec
193
  maximum recall: for building a graph, the real test is spot-checking the edges it emits at your
194
  chosen threshold.
195
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
196
  **Suited to**
197
  - Turning prose or documentation into a typed concept graph.
198
  - Any sweep where a large LLM per pair would be too slow or too expensive.
@@ -209,9 +266,10 @@ chosen threshold.
209
 
210
  Compiled engines, named per **runtime × OS × GPU arch**, plus the ONNX for standalone use.
211
 
212
- - **TensorRT FP16** — `code-daemon-relation-v1-{s,m,l,xl}_{win_x64,linux_x64}_trt11.0_sm_120.engine`
213
- (buckets seq 64 / 128 / 256 / 320, batch 16).
214
- - **OpenVINO FP16** — `code-daemon-relation-v1-{s,m,l,xl}_ov2026.3_{cpu,igpu}_fp16_b16_s{64,128,256,320}.{xml,bin}`.
 
215
  - **Tokenizer** — `tokenizer.json`, `sentencepiece.bpe.model`, `tokenizer_config.json` (XLM-R
216
  SentencePiece with the four marker tokens added).
217
  - **ONNX** — `model.onnx` (+ `model.onnx.data`), FP32, the build source for every engine above.
@@ -225,9 +283,8 @@ lossy, and FP16 costs nothing on any GPU that can run it.
225
 
226
  Released **MIT**.
227
 
228
- | Source | Note |
229
- |---|---|
230
- | `cross-encoder/mmarco-mMiniLMv2-L12-H384-v1` (warm-start) | **mMARCO ← MS MARCO → non-commercial research terms** |
231
 
232
  ⚠️ The warm-start base derives from **MS MARCO (non-commercial)**. Whether a fine-tuned model
233
  inherits dataset-use terms is legally unsettled — this is **not legal advice**. Retrain from a
 
42
 
43
  | idx | label | meaning |
44
  |--:|---|---|
45
+ | 0 | `NO_RELATION` | co-occur, unrelated — **abstain** |
46
+ | 1 | `semantically_similar_to` | same purpose or same goal, other mechanism |
47
+ | 2 | `supersedes_or_conflicts` | one supersedes, replaces or contradicts |
48
  | 3 | `depends_on` | one requires or configures the other |
49
 
50
  The taxonomy is deliberately **coarse**. An earlier 8-way version split these into near-synonym pairs
 
62
 
63
  ## 2. Architecture
64
 
65
+ - **Warm-start** — [`cross-encoder/mmarco-mMiniLMv2-L12-H384-v1`](https://huggingface.co/cross-encoder/mmarco-mMiniLMv2-L12-H384-v1).
66
+ - **Encoder** — XLM-RoBERTa, **12 layers / 384 hidden / 12 heads**, FFN 1536. **~117M**
67
+ parameters, of which 96M is the multilingual embedding table.
68
+ - **Vocabulary** — **250 006** pieces = 250 002 XLM-R + 4 markers `[E1]` `[/E1]` `[E2]` `[/E2]`
69
+ (ids 250002–250005).
70
+ - **I/O** — `input_ids`, `attention_mask` (**no `token_type_ids`**) → `logits[batch, 4]`.
71
+ Sequence **256** on the shipped engines; 64 / 128 also provided.
 
 
 
72
 
73
  ### Entity-marker pooling, not `[CLS]`
74
 
 
102
 
103
  Measured on one laptop: Intel Core Ultra 9 275HX / NVIDIA RTX 5060 Laptop.
104
 
105
+ All lanes at batch 16 × seq 256:
106
+
107
+ | lane | pairs/s | per batch |
108
+ |---|--:|--:|
109
+ | **TensorRT FP16, RTX 5060** | **2 942** | 5.44 ms |
110
+ | **OpenVINO FP16, iGPU** | **111** | 143 ms |
111
+ | OpenVINO FP16, CPU | 44 | 366 ms |
112
+ | ONNX Runtime FP32, CPU | 42 | 380 ms |
113
+
114
+ OpenVINO rows were measured on 2026.3; the IRs in this repository are built for 2026.4 (re-timed on the embedding model: within a few percent either way).
115
 
116
  Per bucket, OpenVINO 2026.3 on the same laptop (pairs/s, solo):
117
 
 
120
  | s | 16 × 64 | 159 | **508** |
121
  | m | 16 × 128 | 85 | **245** |
122
  | l | 16 × 256 | 44 | **111** |
 
123
 
124
  The integrated GPU is ~2.6× the CPU on every bucket, so on a host without a discrete card the
125
  iGPU lane is the one to route relation extraction to. Both devices at once give ~87 % of the sum
 
129
  of thousands of candidate pairs, and only the compiled-engine path makes that a background task
130
  rather than a batch job.
131
 
132
+ Three **length buckets** ship — seq 64 / 128 / 256 at batch 16. Attention is quadratic in
133
  sequence length, so routing short passages to a short engine is worth taking when your pairs vary in
134
  length. Padding is attention-masked, so a pair produces the same logits from any bucket that fits it.
135
 
 
138
  The table above is a per-batch micro-benchmark. Sweeping a real corpus batches far wider, which
139
  changes what the bottleneck is:
140
 
141
+ | at corpus scale | measured |
142
  |---|--:|
143
+ | GPU inference, 267 pairs/call at seq 256 | **5.87 ms** → ~45 000 pairs/s |
144
+ | End-to-end incl. tokenisation, 12 threads | **~2 500 pairs/s** |
145
  | Relations written, 3 043 chunks | 15 175 in 15.3 s → **994/s** |
146
  | Relations written, 4 975 chunks | 31 696 in 45.0 s → **704/s** |
147
 
 
151
 
152
  ---
153
 
154
+ ### Inside a real index
155
+
156
+ Measured live in the UltraCode daemon over two repositories, TensorRT FP16, wide batches of
157
+ ~263 pairs per call:
158
+
159
+ | metric | value |
160
+ |---|--:|
161
+ | pairs scored | **2 162 / s** sustained (210 071 in 97.2 s) |
162
+ | inference share of wall | 90 % |
163
+ | padding wasted | 33 % |
164
+ | relations created | 1 011 – 1 345 / s |
165
+
166
+ The live rate is below the 2 942 pairs/s micro-benchmark above because a third of every wide
167
+ batch is padding. Relations *created* run lower still: most scored pairs fall under the
168
+ acceptance threshold and are rejected, which is the point of the threshold.
169
+
170
+ ---
171
+
172
  ## 5. Standalone use
173
 
174
  ```python
175
  import numpy as np, onnxruntime as ort
176
  from transformers import AutoTokenizer
177
 
178
+ LABELS = ["NO_RELATION", "semantically_similar_to", "supersedes_or_conflicts", "depends_on"]
179
 
180
  tok = AutoTokenizer.from_pretrained(".") # includes the [E1]/[E2] marker tokens
181
  sess = ort.InferenceSession("model.onnx", providers=["CPUExecutionProvider"])
 
192
  return (LABELS[i], float(p[i])) if i else ("NO_RELATION", float(p[0]))
193
 
194
  classify("The [E1]FAISS[/E1] index was replaced by the [E2]native IVF[/E2] backend.")
195
+ # -> ('supersedes_or_conflicts', 0.7x)
196
  ```
197
 
198
  Both entities must appear **inside one passage**, marked in place. The model reads context, so a bare
 
211
  maximum recall: for building a graph, the real test is spot-checking the edges it emits at your
212
  chosen threshold.
213
 
214
+ ### Against zero-shot NLI — the alternative to training a head
215
+
216
+ With no training data for these classes, the textbook approach is a **zero-shot NLI** model: state
217
+ each class as a hypothesis and take the entailment score.
218
+ [`MoritzLaurer/mDeBERTa-v3-base-xnli-multilingual-nli-2mil7`](https://huggingface.co/MoritzLaurer/mDeBERTa-v3-base-xnli-multilingual-nli-2mil7)
219
+ is the standard pick. Same 691 rows, same 4-way mapping, same machine.
220
+
221
+ **What matches and what does not.** There is no public model trained on these four merged
222
+ classes, so the comparator matches on **task and dev set** but not on size (279 M against 117 M)
223
+ or runtime (PyTorch against onnxruntime) — and zero-shot pays one forward pass per class by
224
+ construction, which the speed figure below makes visible:
225
+
226
+ | model | params | macro-F1 | accuracy |
227
+ |---|--:|--:|--:|
228
+ | **this model** | 117 M | **0.569** | **0.670** |
229
+ | mDeBERTa-v3-xnli, zero-shot | 279 M | 0.194 | 0.295 |
230
+ | always `NO_RELATION` | — | 0.158 | 0.463 |
231
+
232
+ On the question the daemon actually asks — *is there a relation at all* — the gap is narrower on
233
+ F1 and wider in kind:
234
+
235
+ | model | has-rel F1 | P | R |
236
+ |---|--:|--:|--:|
237
+ | **this model** | **0.810** | **0.793** | 0.828 |
238
+ | mDeBERTa-v3-xnli | 0.699 | 0.538 | **0.997** |
239
+
240
+ A recall of 0.997 at a precision of 0.538 is the whole story: asked whether two entities in the
241
+ same paragraph are related, an NLI model says yes almost every time. For a graph builder that reads
242
+ the score as an edge weight, that is not a usable signal.
243
+
244
+ **Speed, same hardware, same 691 pairs:** **351 pairs/s** for this model (onnxruntime CUDA, FP32,
245
+ batch 16 × seq 256) against **61 pairs/s** for the zero-shot baseline (PyTorch CUDA). The 5.8× is
246
+ structural, not an implementation detail — zero-shot needs one forward pass **per class**, so a
247
+ 4-class taxonomy costs four passes per pair where this model costs one. The shipped TensorRT FP16
248
+ engine is faster again (2 942 pairs/s, above).
249
+
250
+ Measured 2026-09-11; harness and raw JSON ship in the UltraCode repo
251
+ (`models/_distill_shared/bench_vs_generic.py`).
252
+
253
  **Suited to**
254
  - Turning prose or documentation into a typed concept graph.
255
  - Any sweep where a large LLM per pair would be too slow or too expensive.
 
266
 
267
  Compiled engines, named per **runtime × OS × GPU arch**, plus the ONNX for standalone use.
268
 
269
+ - **TensorRT FP16** — `code-daemon-relation-v1-{s,m,l}_{win_x64,linux_x64}_trt11.0_sm_{75,80,86,89,120}.engine`,
270
+ plus `code-daemon-relation-v1-{s,m,l}_linux_x64_trt11.0_sm_90.engine` (H100 / H200, Linux only)
271
+ (buckets seq 64 / 128 / 256, batch 16).
272
+ - **OpenVINO FP16** — `code-daemon-relation-v1-{s,m,l}_ov2026.4_{cpu,igpu}_fp16_b16_s{64,128,256}.{xml,bin}`.
273
  - **Tokenizer** — `tokenizer.json`, `sentencepiece.bpe.model`, `tokenizer_config.json` (XLM-R
274
  SentencePiece with the four marker tokens added).
275
  - **ONNX** — `model.onnx` (+ `model.onnx.data`), FP32, the build source for every engine above.
 
283
 
284
  Released **MIT**.
285
 
286
+ **Warm-start base:** `cross-encoder/mmarco-mMiniLMv2-L12-H384-v1` — mMARCO ← MS MARCO, whose terms
287
+ are **non-commercial research**.
 
288
 
289
  ⚠️ The warm-start base derives from **MS MARCO (non-commercial)**. Whether a fine-tuned model
290
  inherits dataset-use terms is legally unsettled — this is **not legal advice**. Retrain from a
code-daemon-relation-v1-l_ov2026.3_cpu_fp16_b16_s256.bin → code-daemon-relation-v1-l_ov2026.4_cpu_fp16_b16_s256.bin RENAMED
File without changes
code-daemon-relation-v1-l_ov2026.3_cpu_fp16_b16_s256.xml → code-daemon-relation-v1-l_ov2026.4_cpu_fp16_b16_s256.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-l_ov2026.3_igpu_fp16_b16_s256.bin → code-daemon-relation-v1-l_ov2026.4_igpu_fp16_b16_s256.bin RENAMED
File without changes
code-daemon-relation-v1-l_ov2026.3_igpu_fp16_b16_s256.xml → code-daemon-relation-v1-l_ov2026.4_igpu_fp16_b16_s256.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-m_ov2026.3_cpu_fp16_b16_s128.bin → code-daemon-relation-v1-m_ov2026.4_cpu_fp16_b16_s128.bin RENAMED
File without changes
code-daemon-relation-v1-m_ov2026.3_cpu_fp16_b16_s128.xml → code-daemon-relation-v1-m_ov2026.4_cpu_fp16_b16_s128.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-m_ov2026.3_igpu_fp16_b16_s128.bin → code-daemon-relation-v1-m_ov2026.4_igpu_fp16_b16_s128.bin RENAMED
File without changes
code-daemon-relation-v1-m_ov2026.3_igpu_fp16_b16_s128.xml → code-daemon-relation-v1-m_ov2026.4_igpu_fp16_b16_s128.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-s_ov2026.3_cpu_fp16_b16_s64.bin → code-daemon-relation-v1-s_ov2026.4_cpu_fp16_b16_s64.bin RENAMED
File without changes
code-daemon-relation-v1-s_ov2026.3_cpu_fp16_b16_s64.xml → code-daemon-relation-v1-s_ov2026.4_cpu_fp16_b16_s64.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-s_ov2026.3_igpu_fp16_b16_s64.bin → code-daemon-relation-v1-s_ov2026.4_igpu_fp16_b16_s64.bin RENAMED
File without changes
code-daemon-relation-v1-s_ov2026.3_igpu_fp16_b16_s64.xml → code-daemon-relation-v1-s_ov2026.4_igpu_fp16_b16_s64.xml RENAMED
@@ -21602,6 +21602,6 @@
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
- <info name="OpenVINO Runtime" value="2026.3.0-22451-8a17657b995-releases/2026/3" />
21606
  </rt_info>
21607
  </net>
 
21602
  <edge from-layer="1268" from-port="2" to-layer="1269" to-port="0" />
21603
  </edges>
21604
  <rt_info>
21605
+ <info name="OpenVINO Runtime" value="2026.4.0-22959-99c81491cc3-releases/2026/4" />
21606
  </rt_info>
21607
  </net>
code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_120.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:3e200a40f8dbf2c7c812a50c5bc5710f734c5f869d3bdb8b3364879b9ef361e3
3
- size 238387732
 
 
 
 
code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_75.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:1b48851f854a7f3f62657735e98e6063088eae357e245e67db44440b8a52efd7
3
- size 237937980
 
 
 
 
code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_86.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:eabd366dd653374a1325ef603a2737e08b222a2654495b8f84279bd6f4d2c840
3
- size 238309732
 
 
 
 
code-daemon-relation-v1-xl_linux_x64_trt11.0_sm_89.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:983ba8d9a7c73906b28410223a7cf2b2987672ac4f848858a3957c958d241dae
3
- size 239674964
 
 
 
 
code-daemon-relation-v1-xl_ov2026.3_cpu_fp16_b16_s320.bin DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:0c5212f004254b5de637be1b845bd77cf27ce28b9faa6116080ee1000788a63b
3
- size 234999234
 
 
 
 
code-daemon-relation-v1-xl_ov2026.3_cpu_fp16_b16_s320.xml DELETED
The diff for this file is too large to render. See raw diff
 
code-daemon-relation-v1-xl_ov2026.3_igpu_fp16_b16_s320.bin DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:0c5212f004254b5de637be1b845bd77cf27ce28b9faa6116080ee1000788a63b
3
- size 234999234
 
 
 
 
code-daemon-relation-v1-xl_ov2026.3_igpu_fp16_b16_s320.xml DELETED
The diff for this file is too large to render. See raw diff
 
code-daemon-relation-v1-xl_win_x64_trt11.0_sm_120.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:4d83141e50053725d59d49fa6074c1be0db9cce9eace64bd3dceeebfa41961f7
3
- size 240319756
 
 
 
 
code-daemon-relation-v1-xl_win_x64_trt11.0_sm_75.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:3456ad7f4a1f1b7f74bf128789537b4ea649cfd21f76b247fc3c46abcb1aa35c
3
- size 237830228
 
 
 
 
code-daemon-relation-v1-xl_win_x64_trt11.0_sm_86.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:3d459caa6d37cb81b1c5ebd33284e182099646cca8845286ae58fcab19c0ca76
3
- size 239786044
 
 
 
 
code-daemon-relation-v1-xl_win_x64_trt11.0_sm_89.engine DELETED
@@ -1,3 +0,0 @@
1
- version https://git-lfs.github.com/spec/v1
2
- oid sha256:bd69f48dcd93bc6a41a475091d41cb1ad1479f5268600a37bc915ebb75b8243a
3
- size 236747476
 
 
 
 
manifest.json CHANGED
@@ -9,10 +9,10 @@
9
  ],
10
  "runtime_tags": {
11
  "trt": "trt11.0",
12
- "ov": "ov2026.3",
13
  "tvm": "tvm0.25",
14
  "mlx_dir": "model_gpu_mlx0.22"
15
  },
16
- "compiled_at": "2026-08-05T08:55:19Z",
17
  "compiled_by": "models/_compile"
18
  }
 
9
  ],
10
  "runtime_tags": {
11
  "trt": "trt11.0",
12
+ "ov": "ov2026.4",
13
  "tvm": "tvm0.25",
14
  "mlx_dir": "model_gpu_mlx0.22"
15
  },
16
+ "compiled_at": "2026-09-16T20:05:04Z",
17
  "compiled_by": "models/_compile"
18
  }
model_gpu_mlx0.22/config.json CHANGED
@@ -1,50 +1,45 @@
1
- {
2
- "add_cross_attention": false,
3
- "architectures": [
4
- "XLMRobertaForSequenceClassification"
5
- ],
6
- "attention_probs_dropout_prob": 0.1,
7
- "bos_token_id": 0,
8
- "classifier_dropout": null,
9
- "dtype": "float32",
10
- "eos_token_id": 2,
11
- "hidden_act": "gelu",
12
- "hidden_dropout_prob": 0.1,
13
- "hidden_size": 384,
14
- "id2label": {
15
- "0": "NO_RELATION",
16
- "1": "semantically_similar_to",
17
- "2": "shares_purpose_with",
18
- "3": "invalidates_with",
19
- "4": "configured_by",
20
- "5": "depends_on",
21
- "6": "contradicts",
22
- "7": "replaced_by"
23
- },
24
- "initializer_range": 0.02,
25
- "intermediate_size": 1536,
26
- "is_decoder": false,
27
- "label2id": {
28
- "NO_RELATION": 0,
29
- "configured_by": 4,
30
- "contradicts": 6,
31
- "depends_on": 5,
32
- "invalidates_with": 3,
33
- "replaced_by": 7,
34
- "semantically_similar_to": 1,
35
- "shares_purpose_with": 2
36
- },
37
- "layer_norm_eps": 1e-05,
38
- "max_position_embeddings": 514,
39
- "model_type": "xlm-roberta",
40
- "num_attention_heads": 12,
41
- "num_hidden_layers": 12,
42
- "pad_token_id": 1,
43
- "position_embedding_type": "absolute",
44
- "sbert_ce_default_activation_function": "torch.nn.modules.linear.Identity",
45
- "tie_word_embeddings": true,
46
- "transformers_version": "5.1.0",
47
- "type_vocab_size": 1,
48
- "use_cache": true,
49
- "vocab_size": 250006
50
- }
 
1
+ {
2
+ "add_cross_attention": false,
3
+ "architectures": [
4
+ "XLMRobertaForSequenceClassification"
5
+ ],
6
+ "attention_probs_dropout_prob": 0.1,
7
+ "bos_token_id": 0,
8
+ "classifier_dropout": null,
9
+ "custom_head": "entity_start_marker_meanmask (concat E1,E2 -> Linear); [CLS] is not read",
10
+ "dtype": "float32",
11
+ "eos_token_id": 2,
12
+ "hidden_act": "gelu",
13
+ "hidden_dropout_prob": 0.1,
14
+ "hidden_size": 384,
15
+ "id2label": {
16
+ "0": "NO_RELATION",
17
+ "1": "semantically_similar_to",
18
+ "2": "invalidates_with",
19
+ "3": "depends_on"
20
+ },
21
+ "initializer_range": 0.02,
22
+ "intermediate_size": 1536,
23
+ "is_decoder": false,
24
+ "label2id": {
25
+ "NO_RELATION": 0,
26
+ "depends_on": 3,
27
+ "invalidates_with": 2,
28
+ "semantically_similar_to": 1
29
+ },
30
+ "layer_norm_eps": 1e-05,
31
+ "max_position_embeddings": 514,
32
+ "model_type": "xlm-roberta",
33
+ "num_attention_heads": 12,
34
+ "num_hidden_layers": 12,
35
+ "num_labels": 4,
36
+ "pad_token_id": 1,
37
+ "position_embedding_type": "absolute",
38
+ "sbert_ce_default_activation_function": "torch.nn.modules.linear.Identity",
39
+ "tie_word_embeddings": true,
40
+ "transformers_version": "5.1.0",
41
+ "type_vocab_size": 1,
42
+ "ultracode_note": "Inference artefact is model.onnx (inputs: input_ids, attention_mask; output: logits[batch, 4]). Feed the pair as (empty query, marked passage).",
43
+ "use_cache": true,
44
+ "vocab_size": 250006
45
+ }