nameissakthi commited on
Commit
10a496b
·
verified ·
1 Parent(s): 1984868

chipwright-llm: Qwen2.5-1.5B Q8_0 GGUF (llama.cpp-HTP, v73 silicon-verified)

Browse files
Files changed (3) hide show
  1. .gitattributes +1 -0
  2. README.md +56 -0
  3. qwen2.5-1.5b-Q8_0.gguf +3 -0
.gitattributes CHANGED
@@ -33,3 +33,4 @@ saved_model/**/* filter=lfs diff=lfs merge=lfs -text
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
 
 
33
  *.zip filter=lfs diff=lfs merge=lfs -text
34
  *.zst filter=lfs diff=lfs merge=lfs -text
35
  *tfevents* filter=lfs diff=lfs merge=lfs -text
36
+ qwen2.5-1.5b-Q8_0.gguf filter=lfs diff=lfs merge=lfs -text
README.md ADDED
@@ -0,0 +1,56 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ ---
2
+ license: apache-2.0
3
+ base_model: Qwen/Qwen2.5-1.5B-Instruct
4
+ tags:
5
+ - chipwright
6
+ - qualcomm
7
+ - hexagon
8
+ - npu
9
+ - llama.cpp
10
+ - gguf
11
+ - q8_0
12
+ library_name: gguf
13
+ ---
14
+
15
+ # chipwright-llm — Qwen2.5-1.5B-Instruct Q8_0 (llama.cpp-HTP, Hexagon v73)
16
+
17
+ Artifacts hosted for [**chipwright**](https://github.com/nameissakthi25/chipwright) — a verified package
18
+ manager for Qualcomm NPUs (`resolve · run · build`). This repo holds the **llama.cpp-HTP runtime** variant:
19
+ a `Q8_0` GGUF that dispatches on the Hexagon NPU through the llama.cpp Hexagon backend.
20
+
21
+ **Why this exists:** classic Genie is w4a16-only. This is the **>4-bit integer route Genie structurally
22
+ lacks** — `Q8_0` MUL_MAT running on the HTP — and chipwright treats *runtime* as a first-class resolver
23
+ axis (spec 004).
24
+
25
+ ## What's here
26
+ | file | sha256 | notes |
27
+ |---|---|---|
28
+ | `qwen2.5-1.5b-Q8_0.gguf` | `cedde4175edae2e9467d8b98d70843e57c8fb101afd54ca773bce022e80f7e4e` | 1.6 GB, llama.cpp build `b3278e921` |
29
+
30
+ ## Silicon verification (chipwright Constitution Principle I — verify on the device)
31
+ Re-verified **2026-10-24** on **QCS9075 / Dragonwing IQ-9075** (soc_id 676, **Hexagon v73**) through the
32
+ chipwright llama.cpp-HTP recipe:
33
+
34
+ - **Dispatch (SC-RT03):** `Q8_0` MUL_MAT dispatched to **HTP0** on the compute-DSP (`_dom=cdsp`), **not** a
35
+ CPU fallback — prefill **592.82 t/s** on HTP0 vs **217.55 t/s** CPU-only (`GGML_HEXAGON_NDEV=0`) =
36
+ **2.72× prefill**. (The earlier QCS8550/v73 sweep showed 266.74 vs 152.93 = 1.74×.)
37
+ - **Quality:** WikiText perplexity (16 chunks) = **11.6631 ± 0.494**, near-lossless vs the model's own f16
38
+ baseline (11.6388).
39
+
40
+ ## How to run it (the recipe)
41
+ On a **v73+** Hexagon board with fastrpc + `libcdsprpc.so`, using the llama.cpp Hexagon backend
42
+ (`libggml-htp-v73.so`) under an injected glibc loader:
43
+
44
+ ```sh
45
+ ADSP_LIBRARY_PATH=<pkg>/lib \
46
+ ./glibc238/ld-linux-aarch64.so.1 --library-path ./glibc238:<pkg>/lib:/usr/lib:/lib \
47
+ <pkg>/bin/llama-bench -m qwen2.5-1.5b-Q8_0.gguf --device HTP0 -p 64 -n 32 -r 2
48
+ # CPU reference: prefix GGML_HEXAGON_NDEV=0 and drop --device
49
+ ```
50
+
51
+ `chipwright resolve qwen2.5-1.5b-instruct --target htpv73 --runtime llamacpp-htp` returns this variant
52
+ (`USE`), and refuses it **by name** on v68 (`FAIL axis=runtime` — needs v73-or-newer Hexagon). CLI
53
+ on-device execution of this runtime is tracked as spec 004 T-RT11.
54
+
55
+ ## License
56
+ Weights: Apache-2.0 (inherited from Qwen/Qwen2.5-1.5B-Instruct). GGUF quantized with llama.cpp.
qwen2.5-1.5b-Q8_0.gguf ADDED
@@ -0,0 +1,3 @@
 
 
 
 
1
+ version https://git-lfs.github.com/spec/v1
2
+ oid sha256:cedde4175edae2e9467d8b98d70843e57c8fb101afd54ca773bce022e80f7e4e
3
+ size 1646572640