Safetensors
English
qwen3
Verilog
SystemVerilog
RTL
hardware-description-language
sft
rlvr

Commit History

2 days ago

  1. Update README.md

    Verified signature
    66e4813
  2. Upload 6 files

    Verified signature
    285b503
  3. Update README.md

    Verified signature
    526eb65
  4. initial commit

    Verified signature
    cd067b9