Safetensors
code
verilog
RTL
PPA-prediction
hardware-design

Commit History

  1. Update README.md

    Verified signature
    23ed5ba
  2. Upload folder using huggingface_hub

    Verified signature
    197a209
  3. Update README.md

    Verified signature
    81ff7af
  4. Update README.md

    Verified signature
    b52911f

  1. Upload 42 files

    Verified signature
    1a15e89
  2. Update README.md

    Verified signature
    6795086
  3. initial commit

    Verified signature
    35acf2c