Upload logs/2026-09-17_vb_logs_master.log with huggingface_hub
Browse files
logs/2026-09-17_vb_logs_master.log
ADDED
|
@@ -0,0 +1,23 @@
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 0 |
| niah_single,99.0,98.0
|
| 1 |
val_backward,10.0,6.0
|
| 2 |
|
|
|
|
| 3 |
| niah_single,89.0,86.0
|
| 4 |
val_backward,5.0,5.0
|
| 5 |
|
|
|
|
| 6 |
| niah_single,88.0,83.0
|
| 7 |
val_backward,2.0,2.0
|
| 8 |
|
|
|
|
| 9 |
| niah_single,92.0,90.0
|
| 10 |
val_backward,3.0,1.0
|
| 11 |
|
|
|
|
|
|
| 1 |
+
[09:57:41] === val_backward diagnostic: circuit deficit or range problem? ===
|
| 2 |
+
[09:57:41] len 1024 (T=16384 x4 -> virtual 256) [val_backward + niah_single]
|
| 3 |
+
[10:00:02] task,base680,p1final
|
| 4 |
+
niah_single,99.0,98.0
|
| 5 |
+
val_backward,10.0,6.0
|
| 6 |
+
[10:00:02] len 4096 (T=16384 x4 -> virtual 1024) [val_backward + niah_single]
|
| 7 |
+
[10:03:34] task,base680,p1final
|
| 8 |
+
niah_single,89.0,86.0
|
| 9 |
+
val_backward,5.0,5.0
|
| 10 |
+
[10:03:34] len 8192 (T=32768 x8 -> virtual 1024) [val_backward + niah_single]
|
| 11 |
+
[10:08:59] task,base680,p1final
|
| 12 |
+
niah_single,88.0,83.0
|
| 13 |
+
val_backward,2.0,2.0
|
| 14 |
+
[10:08:59] len 16360 (T=65536 x16 -> virtual 1022) [val_backward + niah_single]
|
| 15 |
+
[10:24:05] task,base680,p1final
|
| 16 |
+
niah_single,92.0,90.0
|
| 17 |
+
val_backward,3.0,1.0
|
| 18 |
+
[10:24:05] === SUMMARY (cols: base680, p1final) ===
|
| 19 |
+
[10:24:05] len 1024 task,base680,p1final
|
| 20 |
| niah_single,99.0,98.0
|
| 21 |
val_backward,10.0,6.0
|
| 22 |
|
| 23 |
+
[10:24:05] len 4096 task,base680,p1final
|
| 24 |
| niah_single,89.0,86.0
|
| 25 |
val_backward,5.0,5.0
|
| 26 |
|
| 27 |
+
[10:24:05] len 8192 task,base680,p1final
|
| 28 |
| niah_single,88.0,83.0
|
| 29 |
val_backward,2.0,2.0
|
| 30 |
|
| 31 |
+
[10:24:05] len 16360 task,base680,p1final
|
| 32 |
| niah_single,92.0,90.0
|
| 33 |
val_backward,3.0,1.0
|
| 34 |
|
| 35 |
+
[10:24:05] DONE
|