EfficientNet-B6 (ONNX) β Renesas X5H
Introduction
This repository hosts EfficientNet-B6, targeting the Renesas R-Car X5H platform for image classification inference on the NPX6 NPU.
Note: The other EfficientNet sizes (B0-B5, B7, B8) each have their own sibling repo.
- Model Architecture: EfficientNet β compound-scaled convolutional network for 1000-class image classification
- Source Model: timm/tf_efficientnet_b6.ns_jft_in1k β OpenMMLab config
efficientnet_b6_3rdparty_ra_noisystudent_in1k - Task: Image Classification (ImageNet-1k, 1000 classes)
- Parameters: 43M (published EfficientNet-B6 figure (Tan & Le 2019))
Deployment Flow
The FP32 ONNX model is auto-cast to INT8 by the Renesas MWMX toolchain at compile time β no separate quantization step is required.
efficientnet_b6_3rdparty_ra_noisystudent_in1k_..._optimized.onnx (FP32)
β
βββΆ MWMX Runtime βββΆ INT8 auto-cast βββΆ NPX6 NPU
Provided Artifacts
| Artifact | Status | Notes |
|---|---|---|
| FP32 (ONNX) | β | fp32/efficientnet-b6_3rdparty-ra-noisystudent_in1k.onnx β FP32 ONNX export |
Performance
Measured on Renesas R-Car X5H via the MWMX runtime (APM50 ship-performance CI pipeline).
Benchmark configuration: Single NPU Β· Batch size: 1 Β· Input resolution: not available from source data (TBD)
The 1-AI-core slice failed to compile for this size during the source APM50 run, so only the 12-core measurement is reported. No number is fabricated for the missing slice.
| Runtime | Precision | Device | Latency (ms) | Type |
|---|---|---|---|---|
| MWMX Runtime | INT8 (auto) | X5H Β· 1Γ NPU Β· 12 Cores Β· 850 MHz | 28.203228 | Measured |
Accuracy
TBD β not yet measured/published for this repo.
Runtime Details
MWMX Runtime
- Engine: Renesas MWMX (Middleware MX) native inference runtime
- Input format: FP32 ONNX (compiled by the MWMX toolchain)
- NPU execution precision: INT8 (auto-cast by MWMX toolchain)
- Execution target: NPX6-48K NPU on R-Car X5H
Prerequisites
To run inference on Renesas R-Car X5H, you need:
- Renesas R-Car X5H board with NPX6 NPU
- Renesas MWMX Runtime
- Hugging Face CLI to download the model
Download
hf download Renesas/EfficientNet-B6-ONNX --repo-type=model --include "fp32/*"
Benchmark Methodology
- HIL runs: Hardware-in-the-loop β measured on physical R-Car X5H silicon via the MWMX
runtime (
metawaremx_runtimeCI pipeline, "APM50" ship-performance target) - Precision: FP32 ONNX input; INT8 execution (auto-cast by MWMX)
- Slices: only the 12-core slice is available β the 1-core slice failed to compile for this size in the source APM50 run
Model tree for Renesas/EfficientNet-B6-ONNX
Base model
timm/tf_efficientnet_b6.ns_jft_in1k