SPNASNet-100 (ONNX) β Renesas X5H
β³ Model file not yet uploaded. Benchmark results on this page were published ahead of the model weights β see Provided Artifacts below. Download/deployment steps will not work until the file is added to this repository.
Introduction
This repository hosts SPNASNet-100, targeting the Renesas R-Car X5H platform for image classification inference on the NPX6 NPU.
- Model Architecture: SPNASNet-100 β a mobile ConvNet discovered by Single-Path NAS, a differentiable one-shot neural architecture search method for designing hardware-efficient ConvNets in under 4 hours of search time
- Source Model: timm/spnasnet_100.rmsp_in1k
- Paper: Single-Path NAS: Designing Hardware-Efficient ConvNets in Less Than 4 Hours (Stamoulis et al., ECML PKDD 2019)
- Task: Image Classification (ImageNet-1k, 1000 classes)
- Parameters: 4.4M (timm model card figure for
spnasnet_100.rmsp_in1k) - License: Apache-2.0 (per timm model card)
Deployment Flow
The FP32 ONNX model is auto-cast to INT8 by the Renesas MWMX toolchain at compile time β no separate quantization step is required.
spnasnet_100_..._optimized.onnx (FP32)
β
βββΆ MWMX Runtime βββΆ INT8 auto-cast βββΆ NPX6 NPU
Provided Artifacts
| Artifact | Status | Notes |
|---|---|---|
| FP32 (ONNX) | β³ Not yet uploaded | Benchmark numbers below exist; the model file has not been published to this repo yet |
Performance
Measured on Renesas R-Car X5H via the MWMX runtime (APM50 ship-performance CI pipeline).
Benchmark configuration: Single NPU Β· Batch size: 1 Β· Input resolution: 224Γ224 (NCHW
1,3,224,224)
| Runtime | Precision | Device | Latency (ms) | Type |
|---|---|---|---|---|
| MWMX Runtime | INT8 (auto) | X5H Β· 1Γ NPU Β· 1 Core Β· 850 MHz | 0.873398 | Measured |
Accuracy
TBD β not yet measured/published for this repo.
Runtime Details
MWMX Runtime
- Engine: Renesas MWMX (Middleware MX) native inference runtime
- Input format: FP32 ONNX (compiled by the MWMX toolchain)
- NPU execution precision: INT8 (auto-cast by MWMX toolchain)
- Execution target: NPX6-48K NPU on R-Car X5H
Prerequisites
To run inference on Renesas R-Car X5H, you need:
- Renesas R-Car X5H board with NPX6 NPU
- Renesas MWMX Runtime
- Hugging Face CLI to download the model (once the model file is published)
Download
TBD β model file not yet published to this repository.
Benchmark Methodology
- HIL runs: Hardware-in-the-loop β measured on physical R-Car X5H silicon via the MWMX
runtime (
metawaremx_runtimeCI pipeline, "APM50" ship-performance target) - Precision: FP32 ONNX input; INT8 execution (auto-cast by MWMX)
- Slices: only the 1 AI-core slice is available; the 12-core slice was
Skippedin the source APM50 CI run for this model
Model tree for Renesas/SPNASNet-ONNX
Base model
timm/spnasnet_100.rmsp_in1k