EquivSVA: A Formally Verified Dataset of Behavioral Assertions Across Equivalent RTL Implementations Paper • 2609.26751 • Published 2 days ago
Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations Paper • 2609.05658 • Published 20 days ago