Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
Paper • 2506.14074 • Published
A new collection to test this feature in HF
Note CVDP Repo at GitHub: https://github.com/NVlabs/cvdp_benchmark