Download ayushc13_32-bit-RISC-processor-using-HDL-Verilog/simulations.jsonl from architect-ubc-capstone/rtl-augmented-v3: direct link, hf CLI and curl.
- Browser
- Download file 504 Bytes
-
https://huggingface.co/datasets/architect-ubc-capstone/rtl-augmented-v3/resolve/main/ayushc13_32-bit-RISC-processor-using-HDL-Verilog/simulations.jsonl
- Command line
-
hf download hf://datasets/architect-ubc-capstone/rtl-augmented-v3/ayushc13_32-bit-RISC-processor-using-HDL-Verilog/simulations.jsonl
-
curl -L -o simulations.jsonl https://huggingface.co/datasets/architect-ubc-capstone/rtl-augmented-v3/resolve/main/ayushc13_32-bit-RISC-processor-using-HDL-Verilog/simulations.jsonl
504 Bytes
| {"tb_file_path": "mips32_tb1.v", "simulator": "iverilog", "top_module": "mips32", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["mips32_tb1.v"]}, "run": {"args": ["-fst"]}, "waveform": "mips32_tb1.fst"} | |
| {"tb_file_path": "mips32_tb2.v", "simulator": "iverilog", "top_module": "mips32", "work_subdir": null, "requires_submodules": false, "compile": {"args": ["-g2012"], "sources": ["mips32_tb2.v"]}, "run": {"args": ["-fst"]}, "waveform": "mips32_tb2.fst"} | |