Dataset Viewer
Auto-converted to Parquet Duplicate
sample_uid
stringlengths
22
39
family_uid
stringclasses
50 values
workload_uid
stringclasses
200 values
benchmark_version
stringclasses
1 value
family_category
stringclasses
14 values
placement_style
stringclasses
50 values
chiplet_count
int32
6
64
package_width_mm
float64
34
72
package_height_mm
float64
32
64
layout_json
stringclasses
50 values
chiplet_power_W_json
stringlengths
114
1.29k
active_chiplet_names
listlengths
1
64
total_power_W
float64
18.3
3.05k
active_chiplet_fraction
float64
0
1
dominant_chiplet_share
float64
0.03
0.94
workload_stratum
stringclasses
10 values
workload_cell
stringclasses
201 values
power_regime
stringclasses
11 values
topology_regime
stringclasses
21 values
seen_family_workload_interpolation_split
stringclasses
4 values
unseen_family_structural_generalization_split
stringclasses
3 values
family_structural_fingerprint
stringclasses
50 values
workload_content_sha256
stringlengths
64
64
temperature_content_sha256
stringlengths
64
64
thermal_configuration_id
stringclasses
1 value
temperature_layer
int16
0
0
temperature_height
int16
64
64
temperature_width
int16
64
64
temperature_units
stringclasses
1 value
temperature_orientation
stringclasses
1 value
temperature_K
list
f001_w001_low_balanced
f001
w001_low_balanced
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
{"chiplets":[{"name":"CPU00","position":{"x":0.261889881,"y":1.946194334},"size":{"height":8.774277998,"width":9.476220238},"type":"CPU"},{"name":"CPU01","position":{"x":10.452972036,"y":1.422543132},"size":{"height":9.821580402,"width":9.094055928},"type":"CPU"},{"name":"GPU00","position":{"x":20.261889881,"y":2.31798...
{"CPU00":80.57916332,"CPU01":83.30173577,"DRAM00":5.62578351,"DRAM01":5.61748324,"GPU00":63.85428411,"GPU01":91.27119887,"HBM00":5.54256309,"HBM01":5.47963673,"HBM02":5.78683464,"HBM03":5.52755914,"IO00":5.23483401,"IO01":5.20271247}
[ "CPU00", "CPU01", "DRAM00", "DRAM01", "GPU00", "GPU01", "HBM00", "HBM01", "HBM02", "HBM03", "IO00", "IO01" ]
363.023789
1
0.251419
low_balanced
phase2_reference__balanced
phase2_reference
balanced
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
2140259568dd6d69bcb233655bed1e866639c8e455d8ff8c314163560239c383
01dd29a4142ce142b24e14c540e285bb9c4265ff9b10d65a1f70382b7e2d68ad
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[ 359.55999755859375, 359.6199951171875, 359.6499938964844, 359.6400146484375, 359.6300048828125, 359.6099853515625, 359.6000061035156, 359.5899963378906, 359.5799865722656, 359.5799865722656, 359.57000732421875, 359.55999755859375, 359.5299987792969, 359.4800109863281, 359.3399963378906, ...
f001_w002_low_sparse_or_type_specific
f001
w002_low_sparse_or_type_specific
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
{"chiplets":[{"name":"CPU00","position":{"x":0.261889881,"y":1.946194334},"size":{"height":8.774277998,"width":9.476220238},"type":"CPU"},{"name":"CPU01","position":{"x":10.452972036,"y":1.422543132},"size":{"height":9.821580402,"width":9.094055928},"type":"CPU"},{"name":"GPU00","position":{"x":20.261889881,"y":2.31798...
{"CPU00":4.15743268,"CPU01":4.46598939,"DRAM00":1.1075986,"DRAM01":1.1075986,"GPU00":3.80510788,"GPU01":5.29823221,"HBM00":6.06979116,"HBM01":6.17963509,"HBM02":6.4192473,"HBM03":6.39531823,"IO00":0.89322467,"IO01":0.89322467}
[ "HBM00", "HBM01", "HBM02", "HBM03" ]
46.7924
0.333333
0.137186
low_sparse_or_type_specific
phase2_reference__memory_dominant
phase2_reference
memory_dominant
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
5ee8947d0454edf6fe9416f48d79634e52e9df448d941ea6f8810f3f0e5757b6
7a568c29e26146230d043436663ec7290a1edb8c1992d22da7bfa2dbcbf5a0c1
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[ 323.9700012207031, 324, 324.0199890136719, 324.0400085449219, 324.04998779296875, 324.05999755859375, 324.07000732421875, 324.0799865722656, 324.0899963378906, 324.1000061035156, 324.1000061035156, 324.1099853515625, 324.1099853515625, 324.1099853515625, 324.0899963378906, 324.07998657...
f001_w003_medium_balanced
f001
w003_medium_balanced
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":130.79101065,\"CPU01\":142.0577502,\"DRAM00\":11.71146777,\"DRAM01\":11.992732,\"GPU00\"(...TRUNCATED)
[ "CPU00", "CPU01", "DRAM00", "DRAM01", "GPU00", "GPU01", "HBM00", "HBM01", "HBM02", "HBM03", "IO00", "IO01" ]
622.891716
1
0.24406
medium_balanced
phase2_reference__compute_dominant
phase2_reference
compute_dominant
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
c1840c5543de8638bcdd0962acf0c4f7e778eb22b167e5229de18a8452889ebb
98d05031052fd1b23116702efa3dfa01a16e50146d991af7611eaf025d7ec9d1
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[389.69000244140625,389.8599853515625,389.9700012207031,389.989990234375,389.989990234375,389.989990(...TRUNCATED)
f001_w004_medium_type_specific
f001
w004_medium_type_specific
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":141.8278727,\"CPU01\":157.62478567,\"DRAM00\":1.1075986,\"DRAM01\":1.1075986,\"GPU00\":3(...TRUNCATED)
[ "CPU00", "CPU01", "HBM00", "HBM01", "HBM02", "HBM03" ]
354.624816
0.5
0.444483
medium_type_specific
phase2_reference__type_specific
phase2_reference
type_specific
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
bdaa59e59cfa8b91b053869606ab4a39b11871eef52230f369783fa9099002ca
123733bfa6b6d92890ab45e88d8f1dd653dd36ab53c4acd3a1d56514a89586d7
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[360.0799865722656,359.94000244140625,359.7900085449219,359.6400146484375,359.5,359.3800048828125,35(...TRUNCATED)
f001_w005_medium_skewed
f001
w005_medium_skewed
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":151.08561462,\"CPU01\":4.46598939,\"DRAM00\":15.38895662,\"DRAM01\":14.34901732,\"GPU00\(...TRUNCATED)
[ "CPU00", "DRAM00", "DRAM01", "GPU00", "GPU01", "HBM02", "IO00", "IO01" ]
509.0471
0.666667
0.296801
medium_skewed
phase2_reference__heterogeneous_cross_type
phase2_reference
heterogeneous_cross_type
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
765cf23c045e834dee38a1713e581f351d3219c22b083a9575d681dcdd17820d
921371735d45996d24701c220a28055190aa0b3e4f1b12a8eb14e184d666b4c3
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[377.260009765625,377.5400085449219,377.739990234375,377.8299865722656,377.8699951171875,377.8999938(...TRUNCATED)
f001_w006_high_balanced_dense
f001
w006_high_balanced_dense
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":179.47145637,\"CPU01\":192.64252562,\"DRAM00\":17.01142975,\"DRAM01\":16.95416019,\"GPU0(...TRUNCATED)
[ "CPU00", "CPU01", "DRAM00", "DRAM01", "GPU00", "GPU01", "HBM00", "HBM01", "HBM02", "HBM03", "IO00", "IO01" ]
852.578983
1
0.245085
high_balanced_dense
phase2_reference__dense_balanced
phase2_reference
dense_balanced
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
cd7f79a14117d3bdca90d3f81a81246ca2b43e6e8ef7a30a6aa9fc748b1412fe
754096ea2c603999749cb8d520845cf6d1f5d47feb96063901552bbb5120dcec
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[416.2799987792969,416.5299987792969,416.70001220703125,416.75,416.760009765625,416.760009765625,416(...TRUNCATED)
f001_w007_high_single_dominant
f001
w007_high_single_dominant
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":106.09687551,\"CPU01\":111.89287985,\"DRAM00\":1.1075986,\"DRAM01\":1.1075986,\"GPU00\":(...TRUNCATED)
[ "CPU00", "CPU01", "GPU01", "HBM01", "HBM02", "HBM03", "IO00" ]
488.420272
0.583333
0.47078
high_single_dominant
phase2_reference__single_source_dominant
phase2_reference
single_source_dominant
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
da88aa839b480862ec49f1ed1350c4547590d23b8f0ff00937f13f9fc258ece2
a981e190bcd925359b9acbe5d36ffbb53f8bf5adb556617109d189cb59cd2af7
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[371.69000244140625,371.6400146484375,371.5799865722656,371.5299987792969,371.489990234375,371.45001(...TRUNCATED)
f001_w008_high_interacting_multi_source
f001
w008_high_interacting_multi_source
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":4.15743268,\"CPU01\":4.46598939,\"DRAM00\":12.1006548,\"DRAM01\":10.91793157,\"GPU00\":3(...TRUNCATED)
[ "DRAM00", "DRAM01", "HBM00", "HBM01", "HBM02", "HBM03", "IO00", "IO01" ]
116.88046
0.666667
0.166286
high_interacting_multi_source
phase2_reference__clustered_interaction
phase2_reference
clustered_interaction
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
a89cb60f8a0edb1fdb52084487e2efb3d1196a63ebf8d33b18aa53c8bf70dc99
81ba3bb16ddbd8f16bda2e0efb306dd02035c46f770e2285a4dd958310f641aa
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[334.70001220703125,335.0299987792969,335.29998779296875,335.4800109863281,335.6000061035156,335.709(...TRUNCATED)
f001_w009_sparse_active_subset_stress
f001
w009_sparse_active_subset_stress
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":188.59429631,\"CPU01\":4.46598939,\"DRAM00\":1.1075986,\"DRAM01\":1.1075986,\"GPU00\":3.(...TRUNCATED)
[ "CPU00", "HBM03" ]
223.492545
0.166667
0.843851
sparse_active_subset_stress
phase2_reference__spatially_distributed_sparse
phase2_reference
spatially_distributed_sparse
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
59751e697b9ca5141ce523c392c2bfdd36e16c1b480a278a8153873faf4f2185
59449fad310dbb0acc526016ce59cac384d87bf5692a34a9b4cfc769907f5396
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[345.2699890136719,345.1400146484375,344.989990234375,344.8500061035156,344.7099914550781,344.589996(...TRUNCATED)
f001_w010_dense_active_subset_stress
f001
w010_dense_active_subset_stress
full_50x200
hpc
symmetric_compute_memory_cluster
12
40
38
"{\"chiplets\":[{\"name\":\"CPU00\",\"position\":{\"x\":0.261889881,\"y\":1.946194334},\"size\":{\"h(...TRUNCATED)
"{\"CPU00\":186.54051556,\"CPU01\":202.83898617,\"DRAM00\":17.59034603,\"DRAM01\":18.21494196,\"GPU0(...TRUNCATED)
[ "CPU00", "CPU01", "DRAM00", "DRAM01", "GPU00", "GPU01", "HBM00", "HBM02", "HBM03", "IO00", "IO01" ]
876.758858
0.916667
0.249562
dense_active_subset_stress
phase2_reference__dense_cross_type
phase2_reference
dense_cross_type
train
train
424614c2e9330139b32011e847a57d48df7548075b327c32843a7fc3b5ff2949
45407ca493caed182eb96ad621dd49500733e4543c91dcc766c70bfc3b5fad19
ea39d9dd39f62fc4817b135b928ee98f19c903c61c4f1efbf7d13d6bc9cd755d
benchmark_v2_0_fixed_default
0
64
64
K
array[row_y,col_x]; rows follow HotSpot bottom-to-top parser order
[418.8299865722656,419.0799865722656,419.260009765625,419.29998779296875,419.29998779296875,419.2999(...TRUNCATED)
End of preview. Expand in Data Studio

HotSpot Chiplet Floorplan Thermal Dataset

Dataset Description

The HotSpot Chiplet Floorplan Thermal Dataset contains 10,000 synthetic steady-state examples for heterogeneous chiplet floorplans. Each combines a fixed structural family, a per-chiplet power/activity workload, the fixed v2.0 thermal configuration, and a HotSpot-generated 64×64 Layer-0 temperature field in kelvin.

ChipTherm is the research project that generated and uses the dataset. The release is model-independent: raw geometry and per-chiplet power let researchers construct their own representations.

This is simulated, not measured-silicon, data and is not a validated model of commercial packages.

Dataset Structure

The dataset contains 50 immutable structural families and 200 workloads per family. The numerical payload in data/ consists of:

  • metadata.parquet, containing scalar metadata and shard/row locations; and
  • 20 Zstandard-compressed files named samples-00000-of-00020.parquet through samples-00019-of-00020.parquet, with exactly 500 samples per shard.

Parquet packaging avoids 10,000 separate .npy labels. Every shard row contains model-independent layout information, per-chiplet power, metadata, and temperature_K: 4,096 row-major float32 values representing a 64×64 field in kelvin. metadata.parquet omits the field and raw nested inputs.

Data Fields

Important fields include:

  • sample_uid, family_uid, workload_uid
  • family_category, placement_style, chiplet_count
  • package_width_mm, package_height_mm
  • layout_json: package footprint and chiplet names, types, positions, and dimensions
  • chiplet_power_W_json, active_chiplet_names, total_power_W
  • active_chiplet_fraction, dominant_chiplet_share
  • workload_stratum, workload_cell, power_regime, topology_regime
  • both frozen evaluation-protocol memberships
  • structural, workload, and temperature-content SHA-256 identifiers
  • temperature_K, with shape, layer, units, and orientation metadata

Lengths are in millimetres, power is in watts, power density is in W/mm² where present, and temperature is in kelvin.

Dataset Creation

Family definition

A family fixes its package footprint, chiplet composition/types/geometry, thermal configuration, and HotSpot settings. Only power and activity vary among its 200 samples. Geometry was generated deterministically from the frozen v2 specification with seed 20260721.

Workload generation

The 200 workloads form a frozen 10-power-regime × 20-activity-topology design covering balanced, type-specific, compute/memory-dominant, single-source, clustered, near/far, distributed, edge/corner, central, symmetric, and asymmetric activity. Per-chiplet powers and content hashes are retained.

HotSpot provenance

Targets are parsed from Layer 0 of HotSpot's steady grid output. HotSpot uses a 64×64 grid with average grid-to-block mapping; leakage, detailed-package modeling, and the secondary thermal path are disabled. The fixed v2.0 stack, boundaries, and settings are recorded under configs/.

HotSpot software is not included. manifests/provenance.json records the executable SHA-256 and an observed source checkout, but they are not cryptographically bound.

Please cite the relevant HotSpot work:

  • K. Skadron et al., “Temperature-Aware Microarchitecture,” ISCA 2003.
  • W. Huang et al., “Compact Thermal Modeling for Temperature-Aware Design,” DAC 2004.
  • R. Zhang, M. R. Stan, and K. Skadron, “HotSpot 6.0: Validation, Acceleration and Extension,” University of Virginia Technical Report CS-2015-04.

Evaluation Protocols

Seen-family workload interpolation

Evaluate new workloads on the 40 training-represented families: 6,400 training, 800 validation, and 800 test samples. This measures workload interpolation, not package-family generalization.

Unseen-family structural generalization

Evaluate complete families absent from training using a family-disjoint 40/5/5 partition. All workloads inherit their family's assignment, producing 8,000 training, 1,000 validation, and 1,000 test samples.

Rotational folds are not part of this release because authoritative validation does not establish them as completed protocols.

Recommended Metrics

Report full-field MAE, global cell-wise RMSE, peak-temperature absolute error, and unweighted per-family aggregates in kelvin. For unseen-family structural generalization, also report mean, median, and worst-family results. Fit normalization only on the applicable training partition and always name the protocol.

Limitations

  • All data are synthetic and inherit HotSpot's assumptions and numerical limitations.
  • There are no measured silicon data or validated commercial-package models.
  • Thermal stack, ambient convention, cooling configuration, grid resolution, and HotSpot settings are fixed in v2.0; material/cooling generalization is not evaluated.
  • Detailed package and secondary thermal paths are disabled.
  • Rectangular floorplans and a fixed 64×64 grid simplify real packages; the taxonomy is designed coverage, not commercial-product sampling.

Licensing

The dataset is licensed under Creative Commons Attribution 4.0 International (CC BY 4.0); see LICENSE-DATA. It covers project-generated geometry, workloads, metadata, splits, and HotSpot-generated numerical targets.

CC BY 4.0 does not license or relicense HotSpot. HotSpot software remains governed by its University of Virginia license and is not redistributed here. The ChipTherm software repository is separately licensed under Apache-2.0.

Citation

If you use this dataset, please cite the dataset and the relevant HotSpot publications listed above. Formal ChipTherm publication metadata will be added when available; no paper title, DOI, venue, or additional authorship is asserted here.

Downloads last month
178